JPS6478525A - Offset gain adjusting circuit - Google Patents
Offset gain adjusting circuitInfo
- Publication number
- JPS6478525A JPS6478525A JP23495387A JP23495387A JPS6478525A JP S6478525 A JPS6478525 A JP S6478525A JP 23495387 A JP23495387 A JP 23495387A JP 23495387 A JP23495387 A JP 23495387A JP S6478525 A JPS6478525 A JP S6478525A
- Authority
- JP
- Japan
- Prior art keywords
- converter
- offset
- histogram
- adjusting
- generates
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
PURPOSE:To attain the operation of an A/D converter with a condition always suited to the ambient condition by providing a means supplying a command signal for adjusting offset and a means generating a command signal for adjusting gain to an A/D converter. CONSTITUTION:A histogram generating section 5, based on data stored in a storage section 4, generates a histogram. A 1st discrimination section 6 detects an offset based on the generated histogram and generates offset adjusting data DOF based in the offset. Moreover, a 2nd discrimination section 7 detects the unadjusted quantity of the gain based on the histogram and generates adjusting data DG. A D/A converter 8 applies analog conversion to the data DOF and DG and supplies the result to the amplifier 1 and the A/D converter 2 respectively. Thus, the converter 2 is operated at an optimum condition at all times.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23495387A JPS6478525A (en) | 1987-09-21 | 1987-09-21 | Offset gain adjusting circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23495387A JPS6478525A (en) | 1987-09-21 | 1987-09-21 | Offset gain adjusting circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6478525A true JPS6478525A (en) | 1989-03-24 |
Family
ID=16978846
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23495387A Pending JPS6478525A (en) | 1987-09-21 | 1987-09-21 | Offset gain adjusting circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6478525A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0685706A1 (en) * | 1994-06-03 | 1995-12-06 | Robert Bosch Gmbh | Method for determining the offset-portion of a measuring signal in real time |
WO2002028089A3 (en) * | 2000-09-25 | 2002-06-13 | Infocus Corp | Image luminance detection and correction employing histograms |
JP2016140388A (en) * | 2015-01-30 | 2016-08-08 | 株式会社ニデック | Ocular fundus imaging apparatus |
JP2017076960A (en) * | 2015-10-02 | 2017-04-20 | インフィネオン テクノロジーズ アーゲーInfineon Technologies Ag | Device and method for testing analog-to-digital converter |
-
1987
- 1987-09-21 JP JP23495387A patent/JPS6478525A/en active Pending
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0685706A1 (en) * | 1994-06-03 | 1995-12-06 | Robert Bosch Gmbh | Method for determining the offset-portion of a measuring signal in real time |
WO2002028089A3 (en) * | 2000-09-25 | 2002-06-13 | Infocus Corp | Image luminance detection and correction employing histograms |
US6559837B1 (en) | 2000-09-25 | 2003-05-06 | Infocus Corporation | Image luminance detection and correction employing histograms |
JP2016140388A (en) * | 2015-01-30 | 2016-08-08 | 株式会社ニデック | Ocular fundus imaging apparatus |
JP2017076960A (en) * | 2015-10-02 | 2017-04-20 | インフィネオン テクノロジーズ アーゲーInfineon Technologies Ag | Device and method for testing analog-to-digital converter |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0822476A3 (en) | Internal voltage generating circuit | |
CA2050423A1 (en) | Battery alarm system | |
SE9701323D0 (en) | Method and arrangement in a DC-to-DC converter | |
JPS6478525A (en) | Offset gain adjusting circuit | |
WO1999013559A3 (en) | A dc/dc converter | |
AU2002249981A1 (en) | High speed and high accuracy dut power supply with active boost circuitry | |
NZ218248A (en) | Telephone power supply: line derived | |
EP0363209A3 (en) | Thermal imager arrangements | |
ES472202A1 (en) | Reversible analog to digital converter with high precision | |
CA2079129A1 (en) | Power amplifying circuit capable of producing an output signal having a desired waveform | |
EP0323059A3 (en) | Amplifier circuit | |
TW349195B (en) | Method for producing a voltage, the device therefor, and monitor device | |
JPS64806A (en) | Power amplifier circuit device | |
EP0530089A3 (en) | Communication apparatus having function of generating calling signal | |
WO1990003694A3 (en) | Process and device for converting an analog input signal | |
MY115577A (en) | Power sensor circuit | |
JPS6473395A (en) | Musical sound generator | |
EP0660334A3 (en) | Circuit arrangement for storage of digital audio signals. | |
EP0352524A3 (en) | Eprom low voltage sense amplifier | |
EP0386994A3 (en) | Character pattern generator | |
HK75796A (en) | Electronic control circuit for audio-signal level | |
JPS6438238A (en) | Regulation of ink | |
JPS56104530A (en) | Waveform shaping circuit | |
EP0391670A3 (en) | Dot pattern signal generator | |
JPS6488595A (en) | Electronic musical instrument |