JPS6474623A - Instruction control system - Google Patents
Instruction control systemInfo
- Publication number
- JPS6474623A JPS6474623A JP23182887A JP23182887A JPS6474623A JP S6474623 A JPS6474623 A JP S6474623A JP 23182887 A JP23182887 A JP 23182887A JP 23182887 A JP23182887 A JP 23182887A JP S6474623 A JPS6474623 A JP S6474623A
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- return
- return instruction
- subroutine
- processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE:To prevent the degradation of throughput even at the time of providing a subroutine by detecting a return instruction and returning the control to a main routine and in case of running in the sublevel, skipping the return instruction during running in the main level. CONSTITUTION:An instruction deciding circuit 8 decides and detects whether the instruction which is read out from a memory 6 and is held in an OPR 7 is a return instruction or not. A return instruction is inserted to the end of a subroutine in the main routine, and the return destination address is stored in an ADR 5 to return to and continue the original processing when the system is run in the sublevel if the return instruction is detected during execution of the processing by the circuit 8. When the system is run in the main level then, this return instruction is skipped to continue the processing. Thus, the subroutine is easily provided in the main routine to prevent the degradation of the throughput.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23182887A JPS6474623A (en) | 1987-09-16 | 1987-09-16 | Instruction control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23182887A JPS6474623A (en) | 1987-09-16 | 1987-09-16 | Instruction control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6474623A true JPS6474623A (en) | 1989-03-20 |
Family
ID=16929656
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23182887A Pending JPS6474623A (en) | 1987-09-16 | 1987-09-16 | Instruction control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6474623A (en) |
-
1987
- 1987-09-16 JP JP23182887A patent/JPS6474623A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5622143A (en) | Error processing system | |
ES2147166T1 (en) | MULTIPLE ACCESS COMMUNICATION SYSTEM OF CODE DIVISION. | |
EP0331390A3 (en) | Fish sorting machine | |
JPS56140452A (en) | Memory protection system | |
MY121544A (en) | Execution of data processing instructions. | |
JPS6474623A (en) | Instruction control system | |
DE69029005D1 (en) | Initialization process after power supply failure and associated process system | |
JPS5259537A (en) | Data processor | |
JPS6429933A (en) | Store buffer controller for buffer storage system | |
JPS5640935A (en) | Initial set processing system for multiprocessor system | |
JPS5549708A (en) | Sequence controller | |
JPS6476331A (en) | Fetch trap controller | |
EP0267663A3 (en) | Weighing system | |
JPS5647856A (en) | Automatic vending equipment | |
JPS6466721A (en) | Resetting circuit | |
JPS5636758A (en) | Decision system for floppy disk | |
JPS5388545A (en) | Processing system for vector order | |
JPS5588153A (en) | Data processing system | |
JPS57100547A (en) | Log-out control system | |
JPS6472236A (en) | Information processor with string operating instruction | |
JPS5733500A (en) | Information inspecting device of nonvolatile storage circuit | |
JPS6419433A (en) | Microprogram controller | |
JPS6470848A (en) | Picture display control system | |
JPS6450142A (en) | Information processor | |
JPS6455652A (en) | Data processor |