JPS6472639A - Device monitoring method - Google Patents
Device monitoring methodInfo
- Publication number
- JPS6472639A JPS6472639A JP22834487A JP22834487A JPS6472639A JP S6472639 A JPS6472639 A JP S6472639A JP 22834487 A JP22834487 A JP 22834487A JP 22834487 A JP22834487 A JP 22834487A JP S6472639 A JPS6472639 A JP S6472639A
- Authority
- JP
- Japan
- Prior art keywords
- monitored
- parity
- data series
- generating circuit
- random
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
PURPOSE:To sufficiently attain the monitor of device independently of the input data series by applying parity check of data outputted by a device to be monitored so as to device whether or not the device to be monitored is operated correctly. CONSTITUTION:A pattern generating circuit 4 generates a random data series whose pattern is random, an adder 6 codes the input data series DIN1-DINn as a random pattern and the sum of modulo 2 with the random data series generated by the pattern generating circuit 4 with the input data series is calculated and the result is outputted to the monitored device 1 and a parity generating circuit 2. The parity generating circuit 2 generates a parity bit based on the data from an adder 6, and the adder 6 adds it to a data inputted to the monitored device 1. Then a parity collation circuit 3 checks the parity of the data including the parity bit outputted from the monitored device 1 to device whether or not the monitored device is operated correctly. Thus, the device is monitored sufficiently independently of the input data series.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22834487A JPS6472639A (en) | 1987-09-14 | 1987-09-14 | Device monitoring method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22834487A JPS6472639A (en) | 1987-09-14 | 1987-09-14 | Device monitoring method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6472639A true JPS6472639A (en) | 1989-03-17 |
Family
ID=16874990
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP22834487A Pending JPS6472639A (en) | 1987-09-14 | 1987-09-14 | Device monitoring method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6472639A (en) |
-
1987
- 1987-09-14 JP JP22834487A patent/JPS6472639A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU587087B2 (en) | Method and apparatus for synchronizing generation of separate, free running, time dependent equipment | |
| ATE397770T1 (en) | SAFE INTEGRATED CIRCUIT WITH CONFIDENTIAL PARTS AND METHODS OF OPERATION | |
| JPS53120158A (en) | Power source control system | |
| JPS5757303A (en) | Machine tool for control of numerical value | |
| JPS6472639A (en) | Device monitoring method | |
| FR2707034B1 (en) | ||
| JPS56156996A (en) | Diagnosis system of storage device | |
| EP0141203A3 (en) | An anti-droop infra-red transmitter circuit | |
| JPS5349239A (en) | Indication method of system operation content | |
| JPS56118122A (en) | Processing method of power failure in microcomputer system | |
| JPS5237062A (en) | Detecting method of dropout and bit error | |
| JPS5452949A (en) | Electronic computer | |
| JPS53148352A (en) | Check system of arithmetic operation control unit | |
| EP0357343A3 (en) | Method and apparatus for protecting electrical equipment | |
| JPS56156043A (en) | Transmitting system of series data | |
| EP0340694A3 (en) | Test pattern generator | |
| JPS6470623A (en) | Cooking unit | |
| JPS5461835A (en) | Multiple-item input device | |
| JPS5433982A (en) | Cheque system in control system of n c controller | |
| JPS53105138A (en) | Memory unit | |
| JPS5663613A (en) | Operation check circuit of magnetic flux control unit | |
| JPS57122603A (en) | Operation controller for vehicle | |
| JPS5469939A (en) | Generating method for parity bit | |
| Sakai et al. | 10p-YA-10 Pre-equilibrium and Equilirium (i, xn, yp, γ) Reaction Process by an Exciton Model and the K isomer ratio in^< 165> Hf | |
| FR2350005A1 (en) | Pseudo-random binary data sequence generator - has output with predetermined probability of ONE or ZERO using bit states summing counter |