JPS6465950A - Self-routing channel - Google Patents
Self-routing channelInfo
- Publication number
- JPS6465950A JPS6465950A JP22247187A JP22247187A JPS6465950A JP S6465950 A JPS6465950 A JP S6465950A JP 22247187 A JP22247187 A JP 22247187A JP 22247187 A JP22247187 A JP 22247187A JP S6465950 A JPS6465950 A JP S6465950A
- Authority
- JP
- Japan
- Prior art keywords
- packets
- inputted
- bits
- channel
- cycling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
PURPOSE:To eliminate the delay fluctuation of packets by fetching routing control information bits into a holding circuit, causing them to cycle and shift in a cycle type register and switching the path of the packets. CONSTITUTION:A serial-parallel conversion circuit 16 outputs the packets inputted from input lines 14 to eight (=n) output lines one by one by cycling, and they are inputted to eight planes 101-1-1-101-1-8 in a channel stage. In channel stages 12 and 13, bits 2a and 3a are fetched into the holding circuit 112, a unit switch 111 is controlled while the packets are shifted by cycling and the routing of the packets are executed in the same way as the channel stage 11. Thus, the signals >= two bits are not simultaneously inputted to eight input lines of respective planes 101 in the channels 11-13. Consequently, the inputted signals can reach the final channel stage 13 without collision in an internal link.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22247187A JPS6465950A (en) | 1987-09-04 | 1987-09-04 | Self-routing channel |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22247187A JPS6465950A (en) | 1987-09-04 | 1987-09-04 | Self-routing channel |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6465950A true JPS6465950A (en) | 1989-03-13 |
Family
ID=16782934
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP22247187A Pending JPS6465950A (en) | 1987-09-04 | 1987-09-04 | Self-routing channel |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6465950A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01105641A (en) * | 1987-10-19 | 1989-04-24 | Oki Electric Ind Co Ltd | Packet switching system |
JPH03241945A (en) * | 1990-02-19 | 1991-10-29 | Nec Corp | Cross connector |
-
1987
- 1987-09-04 JP JP22247187A patent/JPS6465950A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01105641A (en) * | 1987-10-19 | 1989-04-24 | Oki Electric Ind Co Ltd | Packet switching system |
JPH03241945A (en) * | 1990-02-19 | 1991-10-29 | Nec Corp | Cross connector |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900006868A (en) | Asynchronous Time Division Switch | |
EP0412343A3 (en) | Switching network and module for an atm-system | |
EP0505695A3 (en) | All-node switch - an unclocked, unbuffered, asynchronous, switching apparatus | |
CA2098358A1 (en) | Optical Switch for Fast Cell-Switching Networks | |
GB2218305B (en) | An asynchronous time division network | |
CA2254407A1 (en) | Method and apparatus for a flexible access rate common-memory packet switch | |
JP3010448B2 (en) | Digital communication equipment | |
US5341369A (en) | Multichannel self-routing packet switching network architecture | |
JPS6465950A (en) | Self-routing channel | |
US5796733A (en) | Time division switching system | |
CA2162939A1 (en) | Terabit per second packet switch | |
US5097333A (en) | Interframe deinterleave switching circuit | |
CA2063516A1 (en) | A self-routing switch broadcast method | |
JPS63293944A (en) | Logic circuit alternating system | |
KR100254586B1 (en) | ATM Switching Network | |
JPS5755438A (en) | Data processing unit | |
JPS6412741A (en) | Crossbar network | |
SU1175026A1 (en) | Multichannel switching device | |
KR0126853B1 (en) | A channel grouping apparatus for atm multi-channel switching | |
JPS6476319A (en) | Data arranging circuit | |
JPH01216640A (en) | Multiplexing system | |
JPS6430350A (en) | Polyspeed switching system | |
JPS6486271A (en) | Accumulator | |
JPS5687922A (en) | High-speed parallel-serial data conversion circuit | |
KR950022098A (en) | Transmission Speed Difference Compensation Circuit in Multiple Subscriber Connections |