JPS6459448A - High speed transfer system - Google Patents
High speed transfer systemInfo
- Publication number
- JPS6459448A JPS6459448A JP21612587A JP21612587A JPS6459448A JP S6459448 A JPS6459448 A JP S6459448A JP 21612587 A JP21612587 A JP 21612587A JP 21612587 A JP21612587 A JP 21612587A JP S6459448 A JPS6459448 A JP S6459448A
- Authority
- JP
- Japan
- Prior art keywords
- reception
- data transmission
- bus
- address
- address bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE:To effectively quickly transfer data by providing a means which executes a mode where an address bus is used for data transmission and reception together with a data bus in the idle time after the access to a pertinent address of the address bus in case of continuous several-times data transmission and reception in one data transfer cycle. CONSTITUTION:The means is provided which executes the mode where the address bus is used for data transmission and reception together with the data bus in the idle time after the address access in the transfer cycle of the address bus in case of continuous several-times data transmission and reception in one transfer cycle corresponding to one address. That is, the mode where the idle time of the address bus is used to use the address bus for data transmission and reception in second and following data transmission and reception is newly provided in bus specifications. Thus, the data bus width and the address bus width are used in second and following data transmission and reception, and the idle time of the address bus is effectively used to shorten the transfer time.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62216125A JP2527335B2 (en) | 1987-08-29 | 1987-08-29 | High-speed transfer method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62216125A JP2527335B2 (en) | 1987-08-29 | 1987-08-29 | High-speed transfer method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6459448A true JPS6459448A (en) | 1989-03-07 |
JP2527335B2 JP2527335B2 (en) | 1996-08-21 |
Family
ID=16683650
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62216125A Expired - Fee Related JP2527335B2 (en) | 1987-08-29 | 1987-08-29 | High-speed transfer method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2527335B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1998019245A1 (en) * | 1996-10-28 | 1998-05-07 | I-O Data Device Inc. | Data transfer method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53132231A (en) * | 1977-04-25 | 1978-11-17 | Hitachi Ltd | Control unit for data write-in |
JPS6197767A (en) * | 1984-10-18 | 1986-05-16 | Toshiba Mach Co Ltd | 9-16-bit parallel output circuit of microcomputer |
JPS61220042A (en) * | 1985-03-26 | 1986-09-30 | Toshiba Corp | Memory access control system |
-
1987
- 1987-08-29 JP JP62216125A patent/JP2527335B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53132231A (en) * | 1977-04-25 | 1978-11-17 | Hitachi Ltd | Control unit for data write-in |
JPS6197767A (en) * | 1984-10-18 | 1986-05-16 | Toshiba Mach Co Ltd | 9-16-bit parallel output circuit of microcomputer |
JPS61220042A (en) * | 1985-03-26 | 1986-09-30 | Toshiba Corp | Memory access control system |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1998019245A1 (en) * | 1996-10-28 | 1998-05-07 | I-O Data Device Inc. | Data transfer method |
Also Published As
Publication number | Publication date |
---|---|
JP2527335B2 (en) | 1996-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU510240B2 (en) | Common polling logic for input/output interrupt or cycle steal data transfer requests | |
EP0130381A3 (en) | Mechanism for implementing one machine cycle executable branch-on-any-bit-in-any-register instructions in a primitive instruction set computing system | |
JPS5319728A (en) | Data treansfer processing system | |
JPS55162132A (en) | Data transfer system | |
JPS6459448A (en) | High speed transfer system | |
JPS5438704A (en) | Loop-type data transmission device | |
JPS5429642A (en) | Controlling system by multimicrocomputer system of copying machines | |
JPS53145405A (en) | Transmission system for ring-type highway | |
JPS5339022A (en) | Information process unit | |
JPS57125425A (en) | System for information transmission | |
JPS533140A (en) | Data transfer system | |
JPS57199040A (en) | Synchronizing device for data transfer | |
JPS52140203A (en) | Information transmission system | |
JPS5261439A (en) | Character display system | |
JPS6439686A (en) | Dual port memory | |
JPS51144137A (en) | Input/output data control unit | |
JPS568984A (en) | Information transmission system of key telephone set | |
JPS5333555A (en) | Data transfer system | |
JPS5336110A (en) | Data transfer system | |
JPS5210605A (en) | Data transmission system | |
JPS5523637A (en) | Remote monitor unit | |
JPS6454832A (en) | Data transmission system | |
JPS5324744A (en) | Information transfer system | |
JPS5263602A (en) | Data transmitting system | |
JPS5296809A (en) | Signal reception and transmission cricuit for exchanger |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313532 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |