JPS6450636A - Synchronization preservation system for spread spectrum receiver - Google Patents

Synchronization preservation system for spread spectrum receiver

Info

Publication number
JPS6450636A
JPS6450636A JP62207950A JP20795087A JPS6450636A JP S6450636 A JPS6450636 A JP S6450636A JP 62207950 A JP62207950 A JP 62207950A JP 20795087 A JP20795087 A JP 20795087A JP S6450636 A JPS6450636 A JP S6450636A
Authority
JP
Japan
Prior art keywords
pulse
pulse train
output
generator
transition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62207950A
Other languages
Japanese (ja)
Other versions
JP2537634B2 (en
Inventor
Yasuo Nagazumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GEN RES ELECTRONICS Inc
GENERAL RES OBU EREKUTORONITSUKUSU KK
Original Assignee
GEN RES ELECTRONICS Inc
GENERAL RES OBU EREKUTORONITSUKUSU KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GEN RES ELECTRONICS Inc, GENERAL RES OBU EREKUTORONITSUKUSU KK filed Critical GEN RES ELECTRONICS Inc
Priority to JP62207950A priority Critical patent/JP2537634B2/en
Publication of JPS6450636A publication Critical patent/JPS6450636A/en
Application granted granted Critical
Publication of JP2537634B2 publication Critical patent/JP2537634B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PURPOSE:To preserve synchronization surely with a simple mode by applying feedback control to an output pulse obtained through the storage of a coincidence signal between an output transition pulse and a code transition pulse of a shoed noise generator with a deviation being the result of phase comparision with a clock output of a voltage controlled crystal oscillator. CONSTITUTION:A transition pulse generator 52 generates a code pulse train Ds' representing the transition timing of shoed noise of a PN (shoed noise) generator 46. The synchronizing state is formed periodically for the pulse train Ds' and a received pulse train Ds at the sender side corresponding thereto according to the degree of deviation and part of the pulse train Ds and the output pulse train Ds' are roughly coincident. A pulse having a prescribed interval depending on the difference of the tip rate of the pulse trains Ds and Ds' is stored gradually in a coherent integration device 60. A correct clock phase is kept continuously by applying feedback to the clock frequency via a voltage controlled crystal oscillator 40 depending on the deviation of the phase between the output pulse train of the coherent integration device 60 and the clock fed to the existing PN generator 46.
JP62207950A 1987-08-21 1987-08-21 Synchronous holding method for spread spectrum receiver Expired - Lifetime JP2537634B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62207950A JP2537634B2 (en) 1987-08-21 1987-08-21 Synchronous holding method for spread spectrum receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62207950A JP2537634B2 (en) 1987-08-21 1987-08-21 Synchronous holding method for spread spectrum receiver

Publications (2)

Publication Number Publication Date
JPS6450636A true JPS6450636A (en) 1989-02-27
JP2537634B2 JP2537634B2 (en) 1996-09-25

Family

ID=16548222

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62207950A Expired - Lifetime JP2537634B2 (en) 1987-08-21 1987-08-21 Synchronous holding method for spread spectrum receiver

Country Status (1)

Country Link
JP (1) JP2537634B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6158732A (en) * 1998-10-02 2000-12-12 Nec Corporation Sheet feeder for transferring a rectangular sheet

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6158732A (en) * 1998-10-02 2000-12-12 Nec Corporation Sheet feeder for transferring a rectangular sheet

Also Published As

Publication number Publication date
JP2537634B2 (en) 1996-09-25

Similar Documents

Publication Publication Date Title
HU9800230D0 (en) Radiotelephone and method for calibration of timing
KR960009539B1 (en) Apparatus for synchronizing time using satellite
EP0758768A3 (en) An apparatus and method of providing an extremely low-power self-awakening function to a processing unit of a communication system
ATE142804T1 (en) ENERGY SAVING METHOD AND APPARATUS FOR A PART OF A CLOCKED MESSAGE SIGNAL
DE3470229D1 (en) Test period generator for automatic test equipment
DE69325965D1 (en) METHOD AND DEVICE FOR MAINTAINING SYNCHRONIZATION IN A SIMULTANEOUS TRANSMISSION RADIO SYSTEM
ES8500563A1 (en) Athermic therapeutic apparatus.
EP0635771A4 (en) Data transmission/reception system of electronic timepiece.
GB2266031B (en) A residential facility control system having a radio control capability
IN161782B (en)
JPS6450636A (en) Synchronization preservation system for spread spectrum receiver
JPS57203213A (en) Clock signal reproducing circuit
ES8801069A1 (en) Receiver for phase shift modulated carrier signals.
EP0840471A3 (en) Remote accurate frequency generation using a numerically controlled oscillator
JPS5585272A (en) Body confirming device
CH642514GA3 (en)
JPS54144119A (en) Signal transmission system
DE3779147D1 (en) CIRCUIT ARRANGEMENT FOR GENERATING A CLOCK SIGNAL.
SU1840576A1 (en) System for synchronizing timers via radio channel
GB1247744A (en) Synchronization system
JPS5372443A (en) Oscillator
JPS5238810A (en) Receiving synchronization system in time sharing communicating unit
TABACK Method and apparatus for reducing speckle(Patent Application)
JPS6410728A (en) Clock generation circuit
JP2846667B2 (en) Signal processing device

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080708

Year of fee payment: 12