JPS645025A - Integrated circuit package - Google Patents

Integrated circuit package

Info

Publication number
JPS645025A
JPS645025A JP62161864A JP16186487A JPS645025A JP S645025 A JPS645025 A JP S645025A JP 62161864 A JP62161864 A JP 62161864A JP 16186487 A JP16186487 A JP 16186487A JP S645025 A JPS645025 A JP S645025A
Authority
JP
Japan
Prior art keywords
shielding
shielding surface
signal wires
wire
ceramic plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62161864A
Other languages
Japanese (ja)
Inventor
Tomoji Goto
Akira Otsuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to JP62161864A priority Critical patent/JPS645025A/en
Publication of JPS645025A publication Critical patent/JPS645025A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

PURPOSE:To eliminate crosstalk between input and output signal wires, by arranging shieding surfaces on and under the signal wires, and arranging shielding wires also between the neighboring signal wires. CONSTITUTION:A first ceramic plate 11 has an aperture in the central part, and is laminated via a first shielding surface 6. A shielding wire 2 is arranged between neighboring signal wires 1. A second ceramic plate 12 has the wider aperture in the central part, and thereon a second shielding surface 8 is formed. This plate is laminated on the ceramic plate 11. Through holes 31, 32 connect the shielding surface 6 and the shielding surface 8 to a ground line or a power supply line. A viahole 34 or a viahole 35 connects the shielding surface 6 or the shielding surface 8 to the shielding wire 2. A bonding wire 4 connects the inner peripheral vicinity of the shielding wire 2 to the shielding surface 8. Thereby, crosstalk between input and output signal wires can be eliminated.
JP62161864A 1987-06-29 1987-06-29 Integrated circuit package Pending JPS645025A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62161864A JPS645025A (en) 1987-06-29 1987-06-29 Integrated circuit package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62161864A JPS645025A (en) 1987-06-29 1987-06-29 Integrated circuit package

Publications (1)

Publication Number Publication Date
JPS645025A true JPS645025A (en) 1989-01-10

Family

ID=15743411

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62161864A Pending JPS645025A (en) 1987-06-29 1987-06-29 Integrated circuit package

Country Status (1)

Country Link
JP (1) JPS645025A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006078417A (en) * 2004-09-13 2006-03-23 Toyoda Mach Works Ltd Pressure sensor
JP2015041680A (en) * 2013-08-21 2015-03-02 太陽誘電株式会社 Electronic device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006078417A (en) * 2004-09-13 2006-03-23 Toyoda Mach Works Ltd Pressure sensor
JP2015041680A (en) * 2013-08-21 2015-03-02 太陽誘電株式会社 Electronic device

Similar Documents

Publication Publication Date Title
JPS6428945A (en) Circuit package assembly
AU1339797A (en) Multi-chip device and method of fabrication employing leads over and under processes
JPS57207356A (en) Semiconductor device
SG67384A1 (en) Integrated circuit package and flat plate molding process for integrated circuit package
TW353223B (en) Semiconductor board providing high signal pin utilization
EP0473796A4 (en) Semiconductor device having a plurality of chips
MY115910A (en) Stacked semiconductor device including improved lead frame arrangement
TW366545B (en) Lead frame structure and semiconductor package using same and fabrication method thereof
WO1992017902A3 (en) Surface mount device with high thermal conductivity
JPS5662352A (en) Semiconductor integrated circuit device for acoustic amplification circuit
GB2289985B (en) Method of connecting the output pads on an integrated circuit chip,and multichip module thus obtained
MY110904A (en) Wire bonding over the active circuit area of an integrated circuit device
KR100201679B1 (en) Direct thermocompression bonding for thin electronic power chips
JPS645025A (en) Integrated circuit package
EP0331206A3 (en) Semiconductor integrated circuit device of multilayer interconnection structure
JPS57154861A (en) Package
EP0312975A3 (en) Semiconductor chip package
JPH02186670A (en) Semiconductor integrated circuit
JPS57104235A (en) Semiconductor device
SE9801793D0 (en) Integrated microwave hybrid circuit
JPS57126159A (en) Integrated circuit package
JPS6467947A (en) Ic package substrate
JPS55124248A (en) Leadless package
JPS6441255A (en) Multi-chip package
JPS6476732A (en) Semiconductor device