JPS6449380A - Video gain control circuit - Google Patents
Video gain control circuitInfo
- Publication number
- JPS6449380A JPS6449380A JP62205913A JP20591387A JPS6449380A JP S6449380 A JPS6449380 A JP S6449380A JP 62205913 A JP62205913 A JP 62205913A JP 20591387 A JP20591387 A JP 20591387A JP S6449380 A JPS6449380 A JP S6449380A
- Authority
- JP
- Japan
- Prior art keywords
- ram
- data
- address
- microcomputer
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Television Receiver Circuits (AREA)
Abstract
PURPOSE:To nonlinearly attain the dizitization of a luminance and to attain the gain control of digital video data by using A/D converted video data as the address of a RAM and using the read data as the digital video data. CONSTITUTION:A bus buffer 21 normally outputs digital data 20 as a RAM address 22. When a selecting signal 27 outputted from a microcomputer 11 is significant, a microcomputer address 26 is outputted as the RAM address 22. In the same way, when the signal 27 is significant a RAM 23 writes RAM data 24 into the RAM. When the signal 27 is significant, a bus buffer 25 also supplies microcomputer data 28 as RAM data 24. The RAM 23 holds the converting tables f1-f4 to be shown with full lines and for example, the table f1 converts 0-x into 0-y and x-1023 into y-225. The microcomputer determines which table is selected depending on a target luminance and writes one of the converting tables accumulated in its own RAM into the RAM 23 by using the address 26, the signal 27 and data 28.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62205913A JPS6449380A (en) | 1987-08-19 | 1987-08-19 | Video gain control circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62205913A JPS6449380A (en) | 1987-08-19 | 1987-08-19 | Video gain control circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6449380A true JPS6449380A (en) | 1989-02-23 |
Family
ID=16514822
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62205913A Pending JPS6449380A (en) | 1987-08-19 | 1987-08-19 | Video gain control circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6449380A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0451678A (en) * | 1990-06-19 | 1992-02-20 | Matsushita Electric Ind Co Ltd | Gain control device |
US9102004B2 (en) | 2006-10-26 | 2015-08-11 | Aro Welding Technologies | Family of pliers for clamping plates having similar and preferably identical frames, and pliers from such family |
-
1987
- 1987-08-19 JP JP62205913A patent/JPS6449380A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0451678A (en) * | 1990-06-19 | 1992-02-20 | Matsushita Electric Ind Co Ltd | Gain control device |
US9102004B2 (en) | 2006-10-26 | 2015-08-11 | Aro Welding Technologies | Family of pliers for clamping plates having similar and preferably identical frames, and pliers from such family |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU643693B2 (en) | Image processor | |
CA2109682A1 (en) | Multiple Bus Interface | |
EP0264727A3 (en) | Intra-field recursive interpolator | |
FR2500976B1 (en) | ||
EP0371963A3 (en) | Apparatus for controlling musical sounds in accordance with an input waveform signal | |
EP0312238A3 (en) | Fifo buffer controller | |
ES8502114A1 (en) | 2-oxoazetidin-1-yloxy acetic acids and analogs | |
ATE50676T1 (en) | VIDEO SIGNAL LEVEL CONTROL. | |
JPS6449380A (en) | Video gain control circuit | |
ATE110214T1 (en) | VIDEO PROCESSING. | |
CA2257047A1 (en) | Auto audio/video output circuit with multiple audio/video inputs | |
EP0191459A3 (en) | Waveform shaping circuit | |
EP0173539A3 (en) | Digital video signal processor with analog level control | |
JPS5489511A (en) | Level regulator on digital control system | |
JPS5421219A (en) | Signal binary-coded unit | |
ES8700822A1 (en) | Kinescope driver in a digital video signal processing system | |
CA2061700A1 (en) | Video signal synthesizing system for synthesizing system's own signal and external signal | |
JPS6432236A (en) | X driver for matrix panel display | |
JPS5624897A (en) | Attenuation quantity set system | |
KR890003217A (en) | Image input device | |
JPS5730172A (en) | Buffer memory control system | |
JPS6472679A (en) | Analogue-digital conversion coding system | |
JPS5465013A (en) | Video recorder-reproducer | |
JPS6423689A (en) | Still picture reproducing device by rom cartridge | |
JPS5612177A (en) | Television camera |