JPS644131A - Internal frame constitution method for digital cross connector - Google Patents

Internal frame constitution method for digital cross connector

Info

Publication number
JPS644131A
JPS644131A JP15794587A JP15794587A JPS644131A JP S644131 A JPS644131 A JP S644131A JP 15794587 A JP15794587 A JP 15794587A JP 15794587 A JP15794587 A JP 15794587A JP S644131 A JPS644131 A JP S644131A
Authority
JP
Japan
Prior art keywords
frame
bit
constitution
internal frame
assigned
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15794587A
Other languages
Japanese (ja)
Other versions
JPH06105894B2 (en
Inventor
Yoshinori Rokugo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP15794587A priority Critical patent/JPH06105894B2/en
Priority to US07/099,963 priority patent/US4935921A/en
Priority to EP87114208A priority patent/EP0263418B1/en
Priority to DE3788615T priority patent/DE3788615T2/en
Priority to CA000548220A priority patent/CA1278362C/en
Publication of JPS644131A publication Critical patent/JPS644131A/en
Priority to US07/478,879 priority patent/US5144620A/en
Publication of JPH06105894B2 publication Critical patent/JPH06105894B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

PURPOSE:To attain the miniaturization of the device and to save the line concentration space by applying the same time switch to either of a synchronous system and a synchronous system digital signal simultaneously to connect and replace the internal frame constitution in either level in the unit of high-order group or a low-order group. CONSTITUTION:In the synchronizing frame constitution where a DS3 signal is converted into a signal synchronized with a common frequency by direct stuff synchronization, one frame length is 204-bit, a frame arrangement number is allocated to a 1st bit and stuff control bits are assigned to the 51th and 103th bits. Moreover, a parity check bit is assigned to the 204th bit. The said frames of 28 arrays are arranged in series to form a multi-frame.
JP15794587A 1986-09-30 1987-06-26 Internal frame configuration method of digital cross connect Expired - Lifetime JPH06105894B2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP15794587A JPH06105894B2 (en) 1987-06-26 1987-06-26 Internal frame configuration method of digital cross connect
US07/099,963 US4935921A (en) 1986-09-30 1987-09-23 Cross-connection network using time switch
EP87114208A EP0263418B1 (en) 1986-09-30 1987-09-29 Cross-connection network using time switch
DE3788615T DE3788615T2 (en) 1986-09-30 1987-09-29 Branch network with time step.
CA000548220A CA1278362C (en) 1986-09-30 1987-09-30 Cross-connection network using time switch
US07/478,879 US5144620A (en) 1986-09-30 1990-02-08 Cross-connection network using time switch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15794587A JPH06105894B2 (en) 1987-06-26 1987-06-26 Internal frame configuration method of digital cross connect

Publications (2)

Publication Number Publication Date
JPS644131A true JPS644131A (en) 1989-01-09
JPH06105894B2 JPH06105894B2 (en) 1994-12-21

Family

ID=15660906

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15794587A Expired - Lifetime JPH06105894B2 (en) 1986-09-30 1987-06-26 Internal frame configuration method of digital cross connect

Country Status (1)

Country Link
JP (1) JPH06105894B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5144297A (en) * 1990-01-09 1992-09-01 Fujitsu Limited Digital cross connection apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5144297A (en) * 1990-01-09 1992-09-01 Fujitsu Limited Digital cross connection apparatus

Also Published As

Publication number Publication date
JPH06105894B2 (en) 1994-12-21

Similar Documents

Publication Publication Date Title
CA2031055A1 (en) Programmable multiplexing techniques for mapping a capacity domain into a time domain within a frame
GB2198081B (en) Arrangement for producing high hydraulic pressures
EP0058417A3 (en) Method for transmitting time-sharing multidata
DE3788457D1 (en) Frame synchronization arrangement.
ATE186800T1 (en) BATTERY SAVING CIRCUIT FOR TIME MULTIPLEX SYSTEM
AU3892889A (en) Tdm demultiplexer with dedicated maintenance channels to indicate high-speed line faults to low speed circuits
NZ221171A (en) Bit interleaved time division multiplexer
DE3852521D1 (en) Digital frame synchronization system.
HUT45498A (en) Process for producing new, substituted anilide derivatives
IT8422961A1 (en) ANTIBIOTIC COMPLEX PRODUCED BY FERMENTATION
AU2522884A (en) Timing synchronizing circuit
ES2068868T3 (en) APPARATUS TO REDUCE FLASHING.
JPS644131A (en) Internal frame constitution method for digital cross connector
HK26486A (en) Apparatus for inserting a digital sync word,phase synchronized to the colour subcarrier,in place of the horizontal sync signal
AU2592384A (en) Digital horizontal synchronization
AU585794B2 (en) Frame synchronization detection system
NO832840L (en) DEVICE FOR SYNCHRON DEMULTIPLEXING OF A TIME MULTIPLE SIGNAL
JPS5474615A (en) Test system for digital line
JPS647742A (en) Intermittent receiving system
AU7478787A (en) Multiprocessor level change synchronization apparatus
JPS6468143A (en) Frame synchronizing system
JPS5630339A (en) Frame synchronization system of multiplexer
ZA873894B (en) Fermentation method for producing polyether antibiotics
JPS5558658A (en) Subscriber's line telephone transmission system
JPS55161446A (en) Synchronous cooperation system of duplex cyclic data transmission unit

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term
FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 13

Free format text: PAYMENT UNTIL: 20071221