JPS6436149A - Packet multiplexing system - Google Patents
Packet multiplexing systemInfo
- Publication number
- JPS6436149A JPS6436149A JP62191178A JP19117887A JPS6436149A JP S6436149 A JPS6436149 A JP S6436149A JP 62191178 A JP62191178 A JP 62191178A JP 19117887 A JP19117887 A JP 19117887A JP S6436149 A JPS6436149 A JP S6436149A
- Authority
- JP
- Japan
- Prior art keywords
- packet
- data bus
- data
- communication procedure
- buffer memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
PURPOSE:To attain high speed packet multiplexing by providing a reception packet FIFO memory and a transmission packet FIFO memory between a data communication procedure controller and a data bus and using the hardware so as to manage the packet buffer memory. CONSTITUTION:Reception packet FIFO memories 21-2n and transmission packet FIFO memories 31-3n are provided between data communication procedure controller 11-1n and a data bus 6 respectively to transfer packet data with the packet buffer memory 4 via the data bus in the unit of packets as a badge job. Moreover, a packet buffer management controller 5 transmits/receives a packet transfer control signal with the data communication procedure controllers 11-1n to allow the hardware to manage the packet buffer memory 4. Thus, the number of times of data bus access contention is less and high speed packet multiplexing is attained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62191178A JPS6436149A (en) | 1987-07-30 | 1987-07-30 | Packet multiplexing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62191178A JPS6436149A (en) | 1987-07-30 | 1987-07-30 | Packet multiplexing system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6436149A true JPS6436149A (en) | 1989-02-07 |
Family
ID=16270198
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62191178A Pending JPS6436149A (en) | 1987-07-30 | 1987-07-30 | Packet multiplexing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6436149A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5839914A (en) * | 1995-05-22 | 1998-11-24 | Yazaki Corporation | Connector for detecting incomplete insertion of terminal |
-
1987
- 1987-07-30 JP JP62191178A patent/JPS6436149A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5839914A (en) * | 1995-05-22 | 1998-11-24 | Yazaki Corporation | Connector for detecting incomplete insertion of terminal |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2102439A1 (en) | Structure and Method for Combining PCM and Common Control Data on a Backplane Bus | |
AU8298887A (en) | Dynamic buffer supervising system for a data link access protocol control | |
EP0081961A3 (en) | Synchronous data bus system with automatically variable data rate | |
FR2578703B1 (en) | SELF-ADAPTIVE AND HYBRID DATA TRANSMISSION METHOD, PARTICULARLY FOR SPATIAL TELECOMMUNICATION | |
JPH021671A (en) | Load control system for packet switchboard | |
JPH02156750A (en) | Multiplex access control method and multiplex access control system executing same | |
CA2027334A1 (en) | Method for communicating among a plurality of programmable logic controllers | |
EP0991999A4 (en) | Method and apparatus for arbitrating access to a shared memory by network ports operating at different data rates | |
EP1014649A3 (en) | Method and system of data transfer control | |
EP0444207A4 (en) | Multiple access system for a communication network | |
CA2166163A1 (en) | Network System as No Arbitration Control Required, Node Device Utilized in the Network System, and Transmission Control Method for the Node Device | |
AU578287B2 (en) | Multiple memory loading system | |
CA2162015A1 (en) | Multiplexed Synchronous/Asynchronous Data Bus and Method Therefor | |
JPS6436149A (en) | Packet multiplexing system | |
EP0360153A3 (en) | Oblivious memory computer networking | |
EP1085709A3 (en) | Data transmission in a serial IEEE 1394 bus | |
EP0367392A3 (en) | Improvements relating to data transmission systems | |
JPS6481426A (en) | Star lan | |
US5422886A (en) | System which achieves efficient utilization of buses for selectively interconnecting communication lines | |
JPS55147851A (en) | Communication controlling system | |
JPS57192151A (en) | Communicating system for packet signal | |
JPS5715550A (en) | Data transmission system | |
WO1999000940A8 (en) | Bus system for a digital communications network and method for controlling a bus system of this type | |
JPS6473940A (en) | Network supervision system | |
US5953539A (en) | Service switching point having a direct memory access controller |