JPS6431242A - System for controlling multiplexing storage system - Google Patents

System for controlling multiplexing storage system

Info

Publication number
JPS6431242A
JPS6431242A JP62186933A JP18693387A JPS6431242A JP S6431242 A JPS6431242 A JP S6431242A JP 62186933 A JP62186933 A JP 62186933A JP 18693387 A JP18693387 A JP 18693387A JP S6431242 A JPS6431242 A JP S6431242A
Authority
JP
Japan
Prior art keywords
error
bits
data
storage
word
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62186933A
Other languages
Japanese (ja)
Inventor
Katsuichi Hirowatari
Kunihiro Ohata
Hiroshi Matsushita
Osamu Suzuki
Shigeyuki Morioka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62186933A priority Critical patent/JPS6431242A/en
Publication of JPS6431242A publication Critical patent/JPS6431242A/en
Pending legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

PURPOSE:To prevent the performance of a multiplexing storage system for being reduced at the time of the error correction of a two bits error, by executing the correction of the two bits error by utilizing the idle time of a host device according to an independent error correcting control from the host device. CONSTITUTION:The error recovery of the two bits error, which is generated by a reading operation, is executed by error correction control parts 18a and 18b which are independent from the control of the host devices 10a and 10b. Namely, the error correction control parts 18a and 18b use the access idle time of the host devices 10a and 10b, reads storage data for the units of words respectively from storages 12a and 12b and discriminates the presence and absence of the two bits error by using a two bits error display bit INV included in a reading word. When the two bits error is detected, an error generating word is re-written and corrected by reading data to include a correspondent word from the storage 12b which is multiplexed in the other side and writing the data to the storage 12a. Thus, the performance reduction is prevented when the coincidence of the stored data is guaranteed.
JP62186933A 1987-07-27 1987-07-27 System for controlling multiplexing storage system Pending JPS6431242A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62186933A JPS6431242A (en) 1987-07-27 1987-07-27 System for controlling multiplexing storage system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62186933A JPS6431242A (en) 1987-07-27 1987-07-27 System for controlling multiplexing storage system

Publications (1)

Publication Number Publication Date
JPS6431242A true JPS6431242A (en) 1989-02-01

Family

ID=16197257

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62186933A Pending JPS6431242A (en) 1987-07-27 1987-07-27 System for controlling multiplexing storage system

Country Status (1)

Country Link
JP (1) JPS6431242A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6968499B1 (en) 1999-07-30 2005-11-22 International Business Machines Corporation Method and apparatus for deciding display information

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6968499B1 (en) 1999-07-30 2005-11-22 International Business Machines Corporation Method and apparatus for deciding display information

Similar Documents

Publication Publication Date Title
US8074112B1 (en) Memory backup used in a raid system
EP0566967A3 (en) Method and system for time zero backup session security.
BR8404463A (en) APPLIANCE AND METHOD TO AUTOMATICALLY CORRECT AN ERROR AND ENSURE IMPOSSIBILITY OF REPEATING THE OCCURRENCE
ES8700462A1 (en) Error recovery system in a data processor having a control storage.
GB9212380D0 (en) Non-volatile disk cache
CA2532766A1 (en) Data storage array
AU8859282A (en) Data processing using symbol correcting code
US4598402A (en) System for treatment of single bit error in buffer storage unit
DE69635713D1 (en) DISK PART SYSTEM
EP0353435A3 (en) Error correction device for parity protected memory systems
TW342498B (en) System including a ferroelectric memory
KR850003602A (en) Data processing system and recording method
JPS6431242A (en) System for controlling multiplexing storage system
ZA895855B (en) Method for error protection in storage systems of data processing systems,particularly telephone switching systems
JPS5714961A (en) File control system
EP0327309A3 (en) Memory apparatus having error correction function
JPH03148921A (en) Power saving type error correction decoder
JPS55157038A (en) Microprogram control system
JPS57162188A (en) Error detecting system for storage device
JPS5712495A (en) Memory control system
JPS57195395A (en) Memory backup method for power failure
JPS6410361A (en) Information processor
JPS5730172A (en) Buffer memory control system
JPS56163600A (en) Memory control system
JPH11282432A (en) Liquid crystal display device and computer system using the same