JPS6428863A - Semiconductor wafer - Google Patents
Semiconductor waferInfo
- Publication number
- JPS6428863A JPS6428863A JP62185293A JP18529387A JPS6428863A JP S6428863 A JPS6428863 A JP S6428863A JP 62185293 A JP62185293 A JP 62185293A JP 18529387 A JP18529387 A JP 18529387A JP S6428863 A JPS6428863 A JP S6428863A
- Authority
- JP
- Japan
- Prior art keywords
- discriminating
- memories
- chip
- wafer
- dicing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Semiconductor Memories (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
PURPOSE:To prevent a wafer from mixing with the other wafers, by providing a wafer discriminating memory on a dicing region between mask ROM chips. CONSTITUTION:In a silicon wafer 11 having a mask ROM chip 14 divided by dicing lines 12, 13, discriminating memories 15 are arranged on the dicing line region. An original data of manufacturing maker are programmed on the discriminating memories. By reading the data stored in the discriminating memories, the mixing with the other wafers can be prevented. On the occasion of chip-by- chip separation, the discriminating memories are destructed, so that the data can be prevented from being known by other companies and the like.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62185293A JPS6428863A (en) | 1987-07-23 | 1987-07-23 | Semiconductor wafer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62185293A JPS6428863A (en) | 1987-07-23 | 1987-07-23 | Semiconductor wafer |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6428863A true JPS6428863A (en) | 1989-01-31 |
Family
ID=16168323
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62185293A Pending JPS6428863A (en) | 1987-07-23 | 1987-07-23 | Semiconductor wafer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6428863A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7603248B2 (en) * | 2006-02-28 | 2009-10-13 | Fujitsu Microelectronics Limited | Testing circuit and testing method for semiconductor device and semiconductor chip |
WO2021095252A1 (en) | 2019-11-15 | 2021-05-20 | キオクシア株式会社 | Storage device and storage system |
-
1987
- 1987-07-23 JP JP62185293A patent/JPS6428863A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7603248B2 (en) * | 2006-02-28 | 2009-10-13 | Fujitsu Microelectronics Limited | Testing circuit and testing method for semiconductor device and semiconductor chip |
WO2021095252A1 (en) | 2019-11-15 | 2021-05-20 | キオクシア株式会社 | Storage device and storage system |
US11422712B2 (en) | 2019-11-15 | 2022-08-23 | Kioxia Corporation | Storage device and storage system including a memory to store a check code for an integrity check |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0473796A4 (en) | Semiconductor device having a plurality of chips | |
MY114888A (en) | Method for forming a monolithic electronic module by stacking planar arrays of integrated circuit chips | |
DE68918775D1 (en) | Chip-on-chip connection scheme for semiconductor integrated circuits. | |
EP0395084A3 (en) | Method of manufacturing a logic semiconductor device having non-volatile memory | |
TW339455B (en) | An electrode structure of semiconductor integrated circuit and method for forming the package therefor | |
HK6886A (en) | Encapsulation for semiconductor integrated circuit chip | |
DE3571535D1 (en) | Integrated circuit semiconductor device formed on a wafer | |
EP0157675A3 (en) | Spinning device for processing a substrate, in particular a semiconductor wafer | |
TW352449B (en) | Method and apparatus for making single chip, contactless window ROM | |
DE3378446D1 (en) | Integrated semiconductor circuit, comprising bipolar and mos transistors on the same chip, and method of making the same | |
FR2549997B1 (en) | DEVICE WITH INTEGRATED SEMICONDUCTOR CIRCUITS, IN PARTICULAR "RAM OR ROM MEMORIES" | |
DE69020384D1 (en) | Integrated semiconductor memory circuit with the possibility of masking the write in the memory. | |
EP0361825A3 (en) | Semiconductor chip and method of manufacturing it | |
MY8300221A (en) | Packaging of electone elements e.g.semiconductor ic chips | |
DE68915136D1 (en) | Integrated semiconductor memory circuit. | |
EP0137209A3 (en) | Silicon wafer and its application in producing integrated circuit devices | |
JPS6428863A (en) | Semiconductor wafer | |
JPS5661151A (en) | Package semiconductor integrated circuit | |
JPS5582448A (en) | Master slice semiconductor integrated circuit | |
CA2213542A1 (en) | Chip size package | |
EP0139364A3 (en) | Multiple path signal distribution to large scale integration chips | |
EP0329152A3 (en) | Semiconductor device with gate array | |
EP0152624A3 (en) | Semiconductor device having a polycrystalline silicon-active region, method of manufacturing it and an ic chip comprising such a semiconductor device | |
JPS5776854A (en) | Semiconductor device | |
DE3175776D1 (en) | Semiconductor memory chip, and a memory device including such chips |