JPS6428744A - Scanning system for logical device - Google Patents
Scanning system for logical deviceInfo
- Publication number
- JPS6428744A JPS6428744A JP62183313A JP18331387A JPS6428744A JP S6428744 A JPS6428744 A JP S6428744A JP 62183313 A JP62183313 A JP 62183313A JP 18331387 A JP18331387 A JP 18331387A JP S6428744 A JPS6428744 A JP S6428744A
- Authority
- JP
- Japan
- Prior art keywords
- address
- decoder
- scan
- devices
- logical device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To quickly and easily set and read the internal state by providing not only a means which scans FFs in a logical device with an address unique in the logical device but also a means which scans them with a common address. CONSTITUTION:For example, plural channel devices 6 are provided in an input/ output processing device and the principal logic part of each device 6 is realized with an LSI. The scan address is set to an address register 11 in a scan control part 10. The set scan address is decoded by a decoder 12, which decodes scan addresses of individual devices 6, and a decoder 13 which decodes the scan address common to all devices 6. All devices are quickly initialized as block multiplexer channels by the output of the decoder 13, and a desired device 6 is quickly initialized as a byte multiplexer channel by the output of the decoder 12.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62183313A JPS6428744A (en) | 1987-07-24 | 1987-07-24 | Scanning system for logical device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62183313A JPS6428744A (en) | 1987-07-24 | 1987-07-24 | Scanning system for logical device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6428744A true JPS6428744A (en) | 1989-01-31 |
Family
ID=16133509
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62183313A Pending JPS6428744A (en) | 1987-07-24 | 1987-07-24 | Scanning system for logical device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6428744A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2332640A1 (en) | 1973-06-27 | 1975-01-16 | Toyo Jozo Kk | METHOD FOR MANUFACTURING ENCAPSULATED OR EMBEDDED DRUG |
-
1987
- 1987-07-24 JP JP62183313A patent/JPS6428744A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2332640A1 (en) | 1973-06-27 | 1975-01-16 | Toyo Jozo Kk | METHOD FOR MANUFACTURING ENCAPSULATED OR EMBEDDED DRUG |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3789199T2 (en) | TTL / CMOS compatible input buffer circuit. | |
DE3673342D1 (en) | TTL / CMOS INPUT BUFFER. | |
DE3689466D1 (en) | Source follower CMOS input buffer. | |
KR900018852A (en) | I / O Units for Digital Signal Processors | |
WO1980002759A1 (en) | Slot scanning system | |
ES2173075T3 (en) | MULTIPROCESSOR SYSTEM WITH MULTIPLE INSTRUCTION SOURCES. | |
FI875324A (en) | HYBRIDPROTEINER. | |
DE3750379D1 (en) | Variants of the degradation accelerating factor (DAF) produced by recombinant DNA technology. | |
JPS6428744A (en) | Scanning system for logical device | |
DE3677752D1 (en) | MODULE MANUFACTURED IN INTEGRATED TECHNOLOGY FOR THE CREATION OF INTEGRATED CIRCUITS. | |
HK124494A (en) | Serial interface | |
US5821794A (en) | Clock distribution architecture and method for high speed CPLDs | |
EP0172342A3 (en) | Bus control gate array | |
JPS57191753A (en) | Register controlling system | |
JPS5597100A (en) | Memory device | |
SU1667041A1 (en) | Device for information input | |
EP0265529A4 (en) | Image operating apparatus | |
GB1304736A (en) | ||
ES331307A1 (en) | Procedure for preparation of protein hydrolysates. (Machine-translation by Google Translate, not legally binding) | |
GB1432421A (en) | Electronic calculator | |
JPS6435249A (en) | Control system for nmr apparatus | |
IT1238513B (en) | Dynamically programmable logic network with NOR-NOR structure, implemented in CMOS technology | |
JPS5583939A (en) | Microprogram control processor | |
JPS56114026A (en) | Data processor | |
KR850000865A (en) | Multi-channel color TV |