JPS6425463A - Semiconductor memory cell - Google Patents
Semiconductor memory cellInfo
- Publication number
- JPS6425463A JPS6425463A JP62181473A JP18147387A JPS6425463A JP S6425463 A JPS6425463 A JP S6425463A JP 62181473 A JP62181473 A JP 62181473A JP 18147387 A JP18147387 A JP 18147387A JP S6425463 A JPS6425463 A JP S6425463A
- Authority
- JP
- Japan
- Prior art keywords
- numeral
- trench
- memory cell
- denotes
- diffused layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/39—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench
- H10B12/395—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench the transistor being vertical
Landscapes
- Semiconductor Memories (AREA)
Abstract
PURPOSE:To perform a semiconductor memory cell which can cope with a large capacity and high density DRAM by forming all charge storage capacitor, a field effect transistor and an element isolating region in a trench. CONSTITUTION:A trench is so formed on a P-type Si substrate 1 that a memory cell remains insularly, a P<+> type diffused layer region 5 is formed in the bottom of the trench to isolate elements between adjacent memory cells. A charge storage capacitor is composed of a storage electrode 2 of an N<+> type diffused layer region, a capacitor oxide film 3, and a polysilicon plate electrode 4. Numeral 7 denotes an N<+> type diffused layer region, numeral 8 denotes a polysilicon film, numeral 9 denotes an SiO2 film, numeral 2 is a source, numeral 7 is a drain, numeral 8 is a gate, and numeral 9 is a gate oxide film. Thus, a vertical MOS transistor is formed on the top of the sidewall of the trench, and two MOS transistors are provided in one memory cell. A bit line 12 is connected through a contact region 13 to the drain 7.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62181473A JPS6425463A (en) | 1987-07-21 | 1987-07-21 | Semiconductor memory cell |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62181473A JPS6425463A (en) | 1987-07-21 | 1987-07-21 | Semiconductor memory cell |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6425463A true JPS6425463A (en) | 1989-01-27 |
Family
ID=16101370
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62181473A Pending JPS6425463A (en) | 1987-07-21 | 1987-07-21 | Semiconductor memory cell |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6425463A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1180730A2 (en) * | 2000-08-11 | 2002-02-20 | Canon Kabushiki Kaisha | Image heating apparatus of induction heating type |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61280653A (en) * | 1985-02-28 | 1986-12-11 | テキサス インスツルメンツ インコ−ポレイテツド | Dram cell and memory cell array thereof and making thereof |
-
1987
- 1987-07-21 JP JP62181473A patent/JPS6425463A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61280653A (en) * | 1985-02-28 | 1986-12-11 | テキサス インスツルメンツ インコ−ポレイテツド | Dram cell and memory cell array thereof and making thereof |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1180730A2 (en) * | 2000-08-11 | 2002-02-20 | Canon Kabushiki Kaisha | Image heating apparatus of induction heating type |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100232393B1 (en) | Semiconductor memory and its fabrication method | |
US4763181A (en) | High density non-charge-sensing DRAM cell | |
EP0175378A2 (en) | Dynamic random access memory (DRAM) | |
ES2003376A6 (en) | A dynamic random access memory device having a single-crystal transistor on a trench capacitor structure and a fabrication method therefor. | |
JPH0268792A (en) | Memory-cell | |
JP3272979B2 (en) | Semiconductor device | |
KR970024197A (en) | Semiconductor memory device and manufacturing method | |
US6383864B2 (en) | Memory cell for dynamic random access memory (DRAM) | |
EP0331911A3 (en) | Charge amplifying trench memory cell | |
US4977436A (en) | High density DRAM | |
JPS60189964A (en) | Semiconductor memory | |
US4364075A (en) | CMOS Dynamic RAM cell and method of fabrication | |
JPS5718356A (en) | Semiconductor memory storage | |
JPH03205867A (en) | Semiconductor memory | |
JPS6425463A (en) | Semiconductor memory cell | |
DE3788107D1 (en) | Memory cell arrangement for dynamic semiconductor memories. | |
US5170372A (en) | Memory device having bit lines over a field oxide | |
KR19990029610A (en) | Memory cells for DRAM | |
GB1422586A (en) | Integrated circuits | |
EP0194682B1 (en) | Semiconductor memory device | |
US4152779A (en) | MOS ram cell having improved refresh time | |
JPS6425465A (en) | Semiconductor storage device | |
JPS6425462A (en) | Semiconductor memory cell and manufacture thereof | |
JPH04256359A (en) | Integrated circuit memory device | |
JPS6425460A (en) | Semiconductor memory |