JPS6421941A - Multilayer gate array - Google Patents
Multilayer gate arrayInfo
- Publication number
- JPS6421941A JPS6421941A JP17756287A JP17756287A JPS6421941A JP S6421941 A JPS6421941 A JP S6421941A JP 17756287 A JP17756287 A JP 17756287A JP 17756287 A JP17756287 A JP 17756287A JP S6421941 A JPS6421941 A JP S6421941A
- Authority
- JP
- Japan
- Prior art keywords
- region lines
- vertical direction
- chip
- wiring
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
Abstract
PURPOSE:To increase the number of gates in one chip without enlarging an area, by laminating a plurality of layers, on each of which transistor region lines and wiring region lines are alternately aligned, in the vertical direction. CONSTITUTION:A plurality of layers 101-103 are laminated in the vertical direction. On each layer, transistor region lines 104 and wiring region lines 105 are alternately aligned in the horizontal direction. On the odd-numbered layer and the even-numbered layer for the transistor region lines 104 and the wiring region lines 105, the transistor region lines 104 and the wiring region lines 105 are arranged so that they are not overlapped at the same positions with respect to the vertical direction. Since the integration density of the number of gates in one chip is increased in this way, the area of the chip can be reduced. Therefore, the wiring length can be shortened, and the speed in the circuit can be increased. The mutual effects of the transistor regions between the upper and lower layers can be reduced, and the element density with respect to the vertical direction can be made high.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17756287A JPS6421941A (en) | 1987-07-16 | 1987-07-16 | Multilayer gate array |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17756287A JPS6421941A (en) | 1987-07-16 | 1987-07-16 | Multilayer gate array |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6421941A true JPS6421941A (en) | 1989-01-25 |
Family
ID=16033135
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17756287A Pending JPS6421941A (en) | 1987-07-16 | 1987-07-16 | Multilayer gate array |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6421941A (en) |
-
1987
- 1987-07-16 JP JP17756287A patent/JPS6421941A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5079614A (en) | Gate array architecture with basic cell interleaved gate electrodes | |
ATE216131T1 (en) | PROGRAMMABLE CONNECTION ARCHITECTURE | |
KR970072228A (en) | Semiconductor integrated circuit device | |
IE55821B1 (en) | Master slice semiconductor device | |
JPS58182242A (en) | Semiconductor integrated circuit device | |
US4682201A (en) | Gate array cell | |
JPS6421941A (en) | Multilayer gate array | |
JPS57121250A (en) | Semiconductor integrated circuit | |
JPS5814749B2 (en) | charge transfer device | |
EP0199875A1 (en) | Integrated semiconductor circuit device with multilayer wiring | |
JPS5720448A (en) | Semiconductor integrated circuit device | |
JPS61225845A (en) | Semiconductor device | |
JPH0312963A (en) | Gate array | |
JP2926905B2 (en) | Semi-custom integrated circuits | |
JPH0774252A (en) | Semiconductor integrated circuit | |
JPS58210636A (en) | Semiconductor integrated circuit device | |
JP2901311B2 (en) | Semiconductor integrated circuit | |
JPH0783093B2 (en) | Macrologic array | |
KR920702555A (en) | Semiconductor devices | |
JPS5978545A (en) | Semiconductor integrated circuit | |
JPH01205547A (en) | Semiconductor integrated circuit device | |
JPH05152447A (en) | Semiconductor integrated circuit device | |
JPH06163860A (en) | Gate array and its manufacture | |
JPS60250661A (en) | Array circuit in integrated circuit chip | |
JPH04278581A (en) | Semiconductor integrated circuit device of gate array system |