JPS6419893A - High-speed switching circuit - Google Patents
High-speed switching circuitInfo
- Publication number
- JPS6419893A JPS6419893A JP17673487A JP17673487A JPS6419893A JP S6419893 A JPS6419893 A JP S6419893A JP 17673487 A JP17673487 A JP 17673487A JP 17673487 A JP17673487 A JP 17673487A JP S6419893 A JPS6419893 A JP S6419893A
- Authority
- JP
- Japan
- Prior art keywords
- unit switch
- network
- loads
- switch
- load
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE:To improve the throughput with a high-speed switching circuit by dividing a Benes network into a distribution network (first half) and a routing network (second half) to distribute a input packet into the minimum value loads within the distribution network and monitoring the load of the middle unit switch of the Benes network to return the information on those loads to an input unit switch via a return signal line. CONSTITUTION:When a route is set for the packet which is newly inputted to a unit switch of the 0-th stage, the loads of two output terminals of said unit switch are compared with each other. In this case, the loads Q00 and Q01 connected to the output ports 1 and 2 are distributed at random as long as Q00=Q01 is satisfied and then outputted to the port 2 in the case of Q00>Q01 respectively. As a result, each unit switch always replaces the load information held presently by its follower connection unit switch. For the middle connection switch of a Benes network, '-1' is fed back to a unit switch of the 2nd stage as the load differential information on said connection switch when the packets are sent to a routing network. Thus the excellent throughput is obtained in terms of the average delay time characteristics, etc.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62176734A JP2535928B2 (en) | 1987-07-15 | 1987-07-15 | High speed switching circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62176734A JP2535928B2 (en) | 1987-07-15 | 1987-07-15 | High speed switching circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6419893A true JPS6419893A (en) | 1989-01-23 |
JP2535928B2 JP2535928B2 (en) | 1996-09-18 |
Family
ID=16018856
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62176734A Expired - Fee Related JP2535928B2 (en) | 1987-07-15 | 1987-07-15 | High speed switching circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2535928B2 (en) |
-
1987
- 1987-07-15 JP JP62176734A patent/JP2535928B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2535928B2 (en) | 1996-09-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Turner | An optimal nonblocking multicast virtual circuit switch | |
CA1258113A (en) | Packet switching network with multiple packet destinations | |
US5287530A (en) | Multicast server apparatus | |
ES2024298A6 (en) | Resequencing system for a switching node. | |
CA2022801A1 (en) | Switching network and switching-network module for an atm system | |
CA2051696A1 (en) | Self-routing multipath network for switching asynchronous time-division multiplex cells | |
TW217479B (en) | Establishing telecommunications call paths between clustered switching entities | |
KR860002762A (en) | Self-routing switching system and its switching method | |
KR900006868A (en) | Asynchronous Time Division Switch | |
AU1042388A (en) | Packet switching network | |
CA2099412A1 (en) | Method of Routing Electronic Messages | |
GB2266609A (en) | Parallel processing apparatus | |
KR840008238A (en) | Distribution prioritization collector | |
NO316559B1 (en) | Establishment of connection routes in broadband connection networks | |
CA2020238A1 (en) | Growable packet switch architecture | |
ATE115802T1 (en) | TELECOMMUNICATION SYSTEM FOR TRANSMISSION OF MESSAGE CELLS THROUGH SWITCHING NODES INTERCONNECTED VIA GROUPS OF TRANSMISSION LINES. | |
US4088903A (en) | Bistable circuits | |
ES8704063A1 (en) | Routing address bit selection in a packet switching network | |
Melen et al. | Nonblocking Networks for Fast Packet Switching. | |
US4905224A (en) | Sorting unit for a switching node comprising a plurality of digital switching matrix networks for fast, asynchronous packet switching networks | |
ES2017023A6 (en) | Communication system and switching element used therein. | |
JPS6419893A (en) | High-speed switching circuit | |
CA2196140A1 (en) | Routing system | |
KR950035214A (en) | Distribution device using control exchange element (CSE) | |
SEZAKI et al. | A new ATM switching network which is robust for multicast |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |