JPS6419453A - Adapter controller - Google Patents
Adapter controllerInfo
- Publication number
- JPS6419453A JPS6419453A JP17612887A JP17612887A JPS6419453A JP S6419453 A JPS6419453 A JP S6419453A JP 17612887 A JP17612887 A JP 17612887A JP 17612887 A JP17612887 A JP 17612887A JP S6419453 A JPS6419453 A JP S6419453A
- Authority
- JP
- Japan
- Prior art keywords
- adapter
- processing
- adapters
- priority level
- inclination
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To prevent the inclination of processing among adapters by varying the processing priority level of each adapter based on the quantity of information in its internal buffer and successively switching adapters to perform the processing of the adapter having the highest processing priority level. CONSTITUTION:The priority level of each I/O adapter 213 is varied based on the quantity of data in its internal buffer 227. An I/O adapter control circuit 217 successively switches I/O adapters 213 to perform the processing of the I/O adapter 213 having the highest priority level and permits data transfer between this adapter and a magnetic disk 215. Consequently, the processing of a specific I/O adapter 213 is prevented from being kept interrupted or held. Thus, the inclination of processing among I/O adapters 213 is prevented.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17612887A JPS6419453A (en) | 1987-07-15 | 1987-07-15 | Adapter controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17612887A JPS6419453A (en) | 1987-07-15 | 1987-07-15 | Adapter controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6419453A true JPS6419453A (en) | 1989-01-23 |
Family
ID=16008157
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17612887A Pending JPS6419453A (en) | 1987-07-15 | 1987-07-15 | Adapter controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6419453A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03121553A (en) * | 1989-10-04 | 1991-05-23 | Matsushita Electric Ind Co Ltd | Communication processing execution device |
JP2009529387A (en) * | 2006-03-16 | 2009-08-20 | マルコル エルネシュティーネ ビンダー | Portable applicator for collagen stimulation |
-
1987
- 1987-07-15 JP JP17612887A patent/JPS6419453A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03121553A (en) * | 1989-10-04 | 1991-05-23 | Matsushita Electric Ind Co Ltd | Communication processing execution device |
JP2009529387A (en) * | 2006-03-16 | 2009-08-20 | マルコル エルネシュティーネ ビンダー | Portable applicator for collagen stimulation |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU7890991A (en) | Process and device for effecting a transaction between a first and at least one second data medium and medium used for this purpose | |
EP0141742A3 (en) | Buffer system for input/output portion of digital data processing system | |
EP0386935A3 (en) | Apparatus capable of varying number of wait states for access | |
EP0267612A3 (en) | Timer/counter using a register block | |
IT8719528A0 (en) | PERIPHERALS FOR SWITCHING AND CONTROL AND MANAGEMENT SYSTEMS PROCESSING OF SIGNALS IN GENERAL, AUTOMATED DEVICES, IN PARTICULAR OF SOUND SIGNALS, EQUIPMENT AND UNITS AND/OR OF DATA AND/OR IMAGES. | |
EP0323140A3 (en) | Data processing device | |
JPS6419453A (en) | Adapter controller | |
DE3471187D1 (en) | Computer with automatic switching of peripheral units, and peripheral unit suited for such a switching | |
AU571257B2 (en) | Data processing system with logical processor facility | |
JPS56103753A (en) | Data transmission system between electronic computers | |
JPS6436351A (en) | Disk cache system | |
AU1178483A (en) | Interchangeable interface circuit structure | |
JPS57183154A (en) | Multispeed transmission system | |
Cooter | What Is the History of Science? | |
JPS6448164A (en) | Processing end interrupt control system | |
JPS6481566A (en) | Charging information transfer system | |
JPS5750059A (en) | Status history memory system | |
JPS6414649A (en) | Data buffer control system | |
DE69026909T2 (en) | Buffer control for adapting variable data transfer speeds | |
JPS6482122A (en) | Data retrieving system | |
DE68927363T2 (en) | Data transfer control circuit | |
JPS6415843A (en) | High-speed external memory | |
JPS575141A (en) | Bus control system | |
EP0350055A3 (en) | Information processing apparatus | |
JPS57186215A (en) | Magnetic disc device |