JPS6417264A - Signal processor for magnetic card reader - Google Patents

Signal processor for magnetic card reader

Info

Publication number
JPS6417264A
JPS6417264A JP62173558A JP17355887A JPS6417264A JP S6417264 A JPS6417264 A JP S6417264A JP 62173558 A JP62173558 A JP 62173558A JP 17355887 A JP17355887 A JP 17355887A JP S6417264 A JPS6417264 A JP S6417264A
Authority
JP
Japan
Prior art keywords
shift register
read clock
card reader
counter
signal processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62173558A
Other languages
Japanese (ja)
Inventor
Yoshiaki Hirano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP62173558A priority Critical patent/JPS6417264A/en
Publication of JPS6417264A publication Critical patent/JPS6417264A/en
Pending legal-status Critical Current

Links

Landscapes

  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

PURPOSE:To output the residual data inside a shift register by converting it in a parallel signal from a serial signal to a CPU by inputting a dummy read clock to a shift register and counter after completing the read clock of a card reader. CONSTITUTION:A dummy read clock CLKK is inputted into a shift register 3 and counter 4 in place of a read clock RCLK after completion of the read clock of a card reader 1. The read data RDT of the shift register 3 is thus shifted in order and the dummy read clock CLKK is counted as well in succession to the read clock RCLK by the counter 4, and the content of the shift register 3 is latched by a latch circuit 6 with the counter output outputted on each clock in specified number. All of the data can be thus outputted to a CPU in the state of no residual data inside the shift register.
JP62173558A 1987-07-10 1987-07-10 Signal processor for magnetic card reader Pending JPS6417264A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62173558A JPS6417264A (en) 1987-07-10 1987-07-10 Signal processor for magnetic card reader

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62173558A JPS6417264A (en) 1987-07-10 1987-07-10 Signal processor for magnetic card reader

Publications (1)

Publication Number Publication Date
JPS6417264A true JPS6417264A (en) 1989-01-20

Family

ID=15962775

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62173558A Pending JPS6417264A (en) 1987-07-10 1987-07-10 Signal processor for magnetic card reader

Country Status (1)

Country Link
JP (1) JPS6417264A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0395208A2 (en) * 1989-04-27 1990-10-31 Advanced Micro Devices, Inc. Bit residue correction in DLC receivers
JP2006040098A (en) * 2004-07-29 2006-02-09 Matsushita Electric Ind Co Ltd Information reader and information reading system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0395208A2 (en) * 1989-04-27 1990-10-31 Advanced Micro Devices, Inc. Bit residue correction in DLC receivers
JP2006040098A (en) * 2004-07-29 2006-02-09 Matsushita Electric Ind Co Ltd Information reader and information reading system

Similar Documents

Publication Publication Date Title
JPS554149A (en) Fixed mark testing circuit
JPS6417264A (en) Signal processor for magnetic card reader
JPS5412631A (en) Input item guide display system
JPS5252540A (en) Electronic cash register
JPS5644887A (en) Dot matrix electronic clock
JPS5570997A (en) Error bit check system for read only memory
JPS5669584A (en) Input device of electronic watch
JPS57111669A (en) Output system for conjugation form of word
JPS57212563A (en) Address reading circuit for one-chip microcomputer
JPS5487029A (en) Information transfer system
JPS5512315A (en) Electronic range
JPS53136811A (en) Magnetic card rerecorder
JPS576411A (en) Magnetic tape reader
JPS554683A (en) Test device for logic circuit
JPS5515540A (en) Electronic cash register
JPS5485652A (en) Display unit of defective logical bolck
JPS6480130A (en) Counter circuit
JPS55115126A (en) Encode circuit for non-contact switch
JPS5492108A (en) Lead-solomon code encoding method
JPS5583960A (en) Paragraph associater
JPS5618A (en) Magnetic card and its read-in unit
JPS576967A (en) Data transfer system
JPS5361239A (en) Small-size electronic computer
JPS5642803A (en) Input/output device for sequence controller
JPS6414790A (en) Ram control circuit