JPS6416636U - - Google Patents

Info

Publication number
JPS6416636U
JPS6416636U JP1987110940U JP11094087U JPS6416636U JP S6416636 U JPS6416636 U JP S6416636U JP 1987110940 U JP1987110940 U JP 1987110940U JP 11094087 U JP11094087 U JP 11094087U JP S6416636 U JPS6416636 U JP S6416636U
Authority
JP
Japan
Prior art keywords
electrode
chip
mounting structure
substrate
height
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987110940U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987110940U priority Critical patent/JPS6416636U/ja
Publication of JPS6416636U publication Critical patent/JPS6416636U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4899Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP1987110940U 1987-07-20 1987-07-20 Pending JPS6416636U (US07714131-20100511-C00001.png)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987110940U JPS6416636U (US07714131-20100511-C00001.png) 1987-07-20 1987-07-20

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987110940U JPS6416636U (US07714131-20100511-C00001.png) 1987-07-20 1987-07-20

Publications (1)

Publication Number Publication Date
JPS6416636U true JPS6416636U (US07714131-20100511-C00001.png) 1989-01-27

Family

ID=31348553

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987110940U Pending JPS6416636U (US07714131-20100511-C00001.png) 1987-07-20 1987-07-20

Country Status (1)

Country Link
JP (1) JPS6416636U (US07714131-20100511-C00001.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0513654A (ja) * 1991-07-05 1993-01-22 Hitachi Cable Ltd 半導体集積回路装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0513654A (ja) * 1991-07-05 1993-01-22 Hitachi Cable Ltd 半導体集積回路装置

Similar Documents

Publication Publication Date Title
JPS6416636U (US07714131-20100511-C00001.png)
JPS63187330U (US07714131-20100511-C00001.png)
JPS646041U (US07714131-20100511-C00001.png)
JPS6375069U (US07714131-20100511-C00001.png)
JPH02146834U (US07714131-20100511-C00001.png)
JPS61153374U (US07714131-20100511-C00001.png)
JPS6138954U (ja) 半導体装置
JPS62197866U (US07714131-20100511-C00001.png)
JPS6186950U (US07714131-20100511-C00001.png)
JPS6094836U (ja) 半導体装置
JPS61195053U (US07714131-20100511-C00001.png)
JPS5842940U (ja) 混成集積回路装置
JPS61146977U (US07714131-20100511-C00001.png)
JPS63145343U (US07714131-20100511-C00001.png)
JPS63140625U (US07714131-20100511-C00001.png)
JPS6310571U (US07714131-20100511-C00001.png)
JPS63167782U (US07714131-20100511-C00001.png)
JPS6027458U (ja) 半導体装置
JPH0330458U (US07714131-20100511-C00001.png)
JPH01104041U (US07714131-20100511-C00001.png)
JPH0176064U (US07714131-20100511-C00001.png)
JPS63195752U (US07714131-20100511-C00001.png)
JPS6282736U (US07714131-20100511-C00001.png)
JPS62160556U (US07714131-20100511-C00001.png)
JPS6166955U (US07714131-20100511-C00001.png)