JPS6384308A - Tuning circuit - Google Patents

Tuning circuit

Info

Publication number
JPS6384308A
JPS6384308A JP23027186A JP23027186A JPS6384308A JP S6384308 A JPS6384308 A JP S6384308A JP 23027186 A JP23027186 A JP 23027186A JP 23027186 A JP23027186 A JP 23027186A JP S6384308 A JPS6384308 A JP S6384308A
Authority
JP
Japan
Prior art keywords
coil
tuning
inductance
tuning circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP23027186A
Other languages
Japanese (ja)
Inventor
Shinichi Inayama
伸一 稲山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alps Alpine Co Ltd
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Priority to JP23027186A priority Critical patent/JPS6384308A/en
Publication of JPS6384308A publication Critical patent/JPS6384308A/en
Pending legal-status Critical Current

Links

Landscapes

  • Filters And Equalizers (AREA)

Abstract

PURPOSE:To ensure the control of Q of a tuning circuit by connecting a series connected matter of a 2nd controllable coil and a resistor in parallel to a 1st controllable coil to form a tuning inductance. CONSTITUTION:A turning inductance of a tuning circuit is formed by connecting a series connected matter of the 2nd controllable coil 11 and a resistor 12 in parallel to the 1st controllable coil 10. Then the inductance of the coil 10 is roughly controlled; while the inductance of the coil 11 is finely controlled. As a result, the damping effect produced by the resistance 12 is reduced and Q of the tuning circuit is increased. If said control of inductance is reversed between both coils 10 and 11, the damping effect of the resistor 12 is increased with the Q reduced respectively. Thus the Q of the tuning circuit can be controlled.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明は、Qを調整できるようにした同調回路に関する
ものである。
DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to a tuning circuit that allows Q to be adjusted.

(従来の技術) 第2図に従来の同調回路が用いられた複同調回路の一例
の回路図を示す。第2図において、FET1のドレイン
に入力端子2と局部発振器3が接続され、入力端子2に
印加された信号と局部発振器3から出力された発振信号
が混合されて、FET1のソースから出力される。そし
て、このFET1のソースは、調整可能な自立コイル4
とプリント基板に形成されたパターンコイル5との並列
接続体を介して接地されている。さらに、自立コイル4
に電磁結合して別の自立コイル6が設けられ、この自立
コイル6の一端が接地され、他端がコンデンサ7の一端
に接続されている。この同調コンデンサ7の他端は、別
の同調コンデンサ8を介して接地されるとともに出力端
子9に接続されている。
(Prior Art) FIG. 2 shows a circuit diagram of an example of a double tuning circuit using a conventional tuning circuit. In Fig. 2, input terminal 2 and local oscillator 3 are connected to the drain of FET 1, and the signal applied to input terminal 2 and the oscillation signal output from local oscillator 3 are mixed and output from the source of FET 1. . The source of this FET 1 is an adjustable independent coil 4.
and a pattern coil 5 formed on a printed circuit board, which are connected in parallel to each other. Furthermore, the independent coil 4
Another self-supporting coil 6 is provided electromagnetically coupled to the self-supporting coil 6, one end of this self-supporting coil 6 is grounded, and the other end is connected to one end of a capacitor 7. The other end of this tuning capacitor 7 is grounded via another tuning capacitor 8 and connected to an output terminal 9.

かかる構成において、自立コイル4とパターンコイル5
の合成インダクタンスLlとFETIのソースとゲート
間の容量CIとによって1次側同調回路が形成され、自
立コイル6と同調コデンサ7.8によって2次側同調回
路が形成されている。そして、1次側と2次側の同調回
路の共振特性により適宜な同調周波数の信号が出力端子
9に出力されている。
In such a configuration, the freestanding coil 4 and the patterned coil 5
A primary side tuned circuit is formed by the combined inductance Ll and a capacitance CI between the source and gate of FETI, and a secondary side tuned circuit is formed by the self-supporting coil 6 and the tuning capacitor 7.8. A signal with an appropriate tuning frequency is output to the output terminal 9 due to the resonance characteristics of the primary and secondary tuning circuits.

ところで、同調周波数を例えば600MHzとする場合
に、1次側同調回路の同調用インダクタンスLlは非常
に小さな値となる。そこで、自立コイル4単体で1次側
の同調用インダクタンスLlを形成しようとすると、イ
ンダクタンス値のバラツキが大きくて量産に不適当であ
り、また調整によるインダクタンス値の変化率が大きず
ぎて調整も煩雑である。
By the way, when the tuning frequency is, for example, 600 MHz, the tuning inductance Ll of the primary side tuning circuit has a very small value. Therefore, if we try to form the primary-side tuning inductance Ll using a single independent coil 4, the inductance value will vary widely, making it unsuitable for mass production, and the rate of change in the inductance value due to adjustment will be too large, making adjustment difficult. It's complicated.

そこで、自立コイル4とパターンコイル5とを並列接続
して、自立コイル4がインダクタンス値L1に与える影
響を小さくして、生産および調整か容易なものとしてい
る。
Therefore, the independent coil 4 and the pattern coil 5 are connected in parallel to reduce the influence of the independent coil 4 on the inductance value L1, thereby facilitating production and adjustment.

(発明が解決しようとする問題点) 上記従来の同調回路にあっては、FETIのソースとゲ
ート間の容量CIのバラツキに対して自立コイル4を調
整することで同調周波数は調整できるが、FETIのソ
ースとゲート間の抵抗成分のバラツキによる同調回路の
Qのバラツキは調整することができない。このために、
複同調回路の共振曲線の特性の変動を調整できないとい
う問題点があった。
(Problems to be Solved by the Invention) In the conventional tuning circuit described above, the tuning frequency can be adjusted by adjusting the independent coil 4 in response to variations in the capacitance CI between the source and gate of the FETI. Variations in the Q of the tuned circuit due to variations in the resistance component between the source and gate cannot be adjusted. For this,
There was a problem in that it was not possible to adjust variations in the characteristics of the resonance curve of the double-tuned circuit.

本発明の目的は、上記した従来の同調回路の問題点を解
決するためになされたもので、Qを調整できるようにし
た同調回路を提供することにある。
SUMMARY OF THE INVENTION An object of the present invention was to solve the problems of the conventional tuning circuit described above, and to provide a tuning circuit in which Q can be adjusted.

(問題点を解決するための手段) かかる目的を達成するために、本発明の同調回路は、同
調用インダクタンスを、調整可能な第1のコイルと、調
整可能な第2のコイルと抵抗との直列接続体と、を並列
接続して構成されている。
(Means for Solving the Problems) In order to achieve the above object, the tuning circuit of the present invention has a tuning inductance that is composed of an adjustable first coil, an adjustable second coil, and a resistor. It is configured by connecting a series connection body and a parallel connection body.

(作用) 第1のコイルのインダクタンス値を大きく調整するとと
もに第2のコイルのインダクタンス値を小さく調整すれ
ば、抵抗によるダンプ効果が小さくなって同調回路のQ
が大きくなる。また逆に、第1のコイルを小さくすると
ともに第2のコイルを大きく調整すれば、抵抗によるダ
ンプ効果が犬きくなって同調回路のQが小さくなる。
(Function) If the inductance value of the first coil is adjusted to a large value and the inductance value of the second coil is adjusted to a small value, the damping effect due to the resistance will be reduced and the Q of the tuned circuit will be reduced.
becomes larger. Conversely, if the first coil is made smaller and the second coil is adjusted larger, the damping effect due to the resistance becomes stronger and the Q of the tuned circuit becomes smaller.

(実施例の説明) 以下、本発明の実施例を第1図を参照して説明する。第
1図は、本発明の同調回路が用いられた複同調回路の一
実施例の回路図である。第1図において、第2図と同一
回路素子には同一符号を付して重複する説明を省略する
(Description of Examples) Hereinafter, examples of the present invention will be described with reference to FIG. FIG. 1 is a circuit diagram of an embodiment of a double tuning circuit using the tuning circuit of the present invention. In FIG. 1, circuit elements that are the same as those in FIG. 2 are given the same reference numerals and redundant explanations will be omitted.

第1図において、第2図と相違するところは、FET1
のソースが調整可能な第1の自立コイル10と、調整可
能な第2の自立コイル11と抵抗12の直列接続体と、
を並列に介して接地されていることにある。
In Fig. 1, the difference from Fig. 2 is that FET1
a first independent coil 10 whose source is adjustable; a series connection body of a second adjustable independent coil 11 and a resistor 12;
are grounded in parallel.

かかる構成において、FETIのソースとゲート間の容
量C1のバラツキに対して、第1と第2の自立コイル1
.0.IIを調整して同調用インダクタンスL1を適宜
に調整して同調周波数を調整することができる。さらに
、FETIのソースとゲート間の抵抗成分のバラツキに
よる同調回路のQのバラツキに対して、以下のごとく調
整することができる。すなわち、第1の自立コイル10
のインダクタンス値を大きくするとともに第2の自立コ
イル11のインダクタンス値を小さく調整すれば、抵抗
12のダンプ効果が小さくなって同調回路のQを大きく
することができる。また逆に、第1の自立コイル10の
インダクタンス値を小さくするとともに第2の自立コイ
ル11のインダクタンス値を大きく調整すれば、抵抗1
2のダンプ効果が犬きくなって同調回路Qを小さくする
ことができる。これらの、Qの調整においては、第1と
第2の自立コイル10.11の合成による同調用インダ
クタンスL1の値は一定となるように調整される。
In such a configuration, the first and second independent coils 1
.. 0. The tuning frequency can be adjusted by adjusting the tuning inductance L1 as appropriate by adjusting II. Further, it is possible to adjust the Q variation of the tuning circuit due to the variation in the resistance component between the source and gate of the FETI as follows. That is, the first self-supporting coil 10
If the inductance value of the second independent coil 11 is increased and the inductance value of the second self-supporting coil 11 is adjusted to be small, the damping effect of the resistor 12 can be reduced and the Q of the tuned circuit can be increased. Conversely, if the inductance value of the first self-supporting coil 10 is made small and the inductance value of the second self-supporting coil 11 is adjusted to a large value, the resistance 1
The damping effect of step 2 becomes stronger and the tuning circuit Q can be made smaller. In these adjustments of Q, the value of the tuning inductance L1 obtained by combining the first and second independent coils 10.11 is adjusted to be constant.

なお、上記実施例にあっては、同調回路を複同調回路に
用いて説明したが、これに限られないことは勿論である
In addition, in the said Example, although the tuning circuit was demonstrated using a double tuning circuit, it is needless to say that it is not limited to this.

(発明の効果) 以上説明したように、本発明の同調回路によれば、同調
周波数に影響を与えることなくQを調整することができ
る。そして、本発明の同調回路を複同調回路に用いれば
、共振曲線の特性を調整することができるという優れた
効果を奏する。
(Effects of the Invention) As explained above, according to the tuning circuit of the present invention, Q can be adjusted without affecting the tuning frequency. If the tuning circuit of the present invention is used in a double tuning circuit, an excellent effect can be obtained in that the characteristics of the resonance curve can be adjusted.

【図面の簡単な説明】 第1図は、本発明の同調回路が用いられた複同調回路の
一実施例の回路図であり、第2図は、従来の同調回路を
複同調回路に用いた一例の回路図である。 10:第1の自立コイル、 11:第2の自立コイル、J2:抵抗。
[Brief Description of the Drawings] Fig. 1 is a circuit diagram of an embodiment of a double-tuned circuit in which the tuning circuit of the present invention is used, and Fig. 2 is a circuit diagram of an embodiment of a double-tuned circuit in which a conventional tuning circuit is used in the double-tuned circuit. FIG. 2 is an example circuit diagram. 10: First self-supporting coil, 11: Second self-supporting coil, J2: Resistor.

Claims (1)

【特許請求の範囲】[Claims] 同調用インダクタンスを、調整可能な第1のコイルと、
調整可能な第2のコイルと抵抗との直列接続体と、を並
列接続して構成したことを特徴とする同調回路。
a first coil whose tuning inductance is adjustable;
1. A tuning circuit comprising a series connection body of an adjustable second coil and a resistor connected in parallel.
JP23027186A 1986-09-29 1986-09-29 Tuning circuit Pending JPS6384308A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23027186A JPS6384308A (en) 1986-09-29 1986-09-29 Tuning circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23027186A JPS6384308A (en) 1986-09-29 1986-09-29 Tuning circuit

Publications (1)

Publication Number Publication Date
JPS6384308A true JPS6384308A (en) 1988-04-14

Family

ID=16905183

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23027186A Pending JPS6384308A (en) 1986-09-29 1986-09-29 Tuning circuit

Country Status (1)

Country Link
JP (1) JPS6384308A (en)

Similar Documents

Publication Publication Date Title
KR970055313A (en) Radio Frequency Filter Device with Image Trap
JPS6384308A (en) Tuning circuit
US4123732A (en) Method of making tuned resonance passive electronic filters
ES8607644A1 (en) Tuning arrangement.
JPS61161028A (en) Antenna input circuit
JP3134661B2 (en) UHF interstage circuit and UHF electronic tuner using the interstage circuit
JPH0332108Y2 (en)
JPS622832Y2 (en)
JPH01318310A (en) Matching circuit
JPS592417A (en) Electronic variable attenuation circuit
JP2676756B2 (en) Receiver front end
US3818350A (en) Tuning arrangement
JPS6345082Y2 (en)
JP3225593B2 (en) Receiver front end
JP2550007Y2 (en) Oscillation circuit
KR0135040Y1 (en) Interstage tuning circuit of tuner
JPH0434574Y2 (en)
JP2884752B2 (en) Integrated circuit
JPH056363B2 (en)
KR930006837Y1 (en) Color signal filter circuit
JPH0783213B2 (en) Voltage controlled oscillator
JPH0644183Y2 (en) Double tuning circuit
JPH0713304Y2 (en) Branching circuit
JPS6236339Y2 (en)
JPH0221799Y2 (en)