JPS637655A - Metal package for airtight sealing of semiconductor - Google Patents
Metal package for airtight sealing of semiconductorInfo
- Publication number
- JPS637655A JPS637655A JP15101786A JP15101786A JPS637655A JP S637655 A JPS637655 A JP S637655A JP 15101786 A JP15101786 A JP 15101786A JP 15101786 A JP15101786 A JP 15101786A JP S637655 A JPS637655 A JP S637655A
- Authority
- JP
- Japan
- Prior art keywords
- alloy
- metal base
- metal
- glass
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 77
- 239000002184 metal Substances 0.000 title claims abstract description 77
- 239000004065 semiconductor Substances 0.000 title claims abstract description 35
- 238000007789 sealing Methods 0.000 title claims abstract description 28
- 239000011521 glass Substances 0.000 claims abstract description 34
- 229910045601 alloy Inorganic materials 0.000 claims abstract description 30
- 239000000956 alloy Substances 0.000 claims abstract description 30
- 229910001182 Mo alloy Inorganic materials 0.000 claims abstract description 20
- 229910001080 W alloy Inorganic materials 0.000 claims abstract description 12
- 229910001030 Iron–nickel alloy Inorganic materials 0.000 claims abstract description 9
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 claims abstract description 8
- 239000000463 material Substances 0.000 abstract description 16
- 229910000833 kovar Inorganic materials 0.000 abstract description 10
- 230000002093 peripheral effect Effects 0.000 abstract description 5
- 239000010935 stainless steel Substances 0.000 abstract description 5
- 229910001220 stainless steel Inorganic materials 0.000 abstract description 5
- 239000012212 insulator Substances 0.000 abstract 1
- 230000017525 heat dissipation Effects 0.000 description 8
- 238000007747 plating Methods 0.000 description 8
- 239000010949 copper Substances 0.000 description 6
- 238000000034 method Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 239000011810 insulating material Substances 0.000 description 4
- 238000004806 packaging method and process Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 238000003466 welding Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910000990 Ni alloy Inorganic materials 0.000 description 2
- 238000005219 brazing Methods 0.000 description 2
- 230000006835 compression Effects 0.000 description 2
- 238000007906 compression Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 239000005394 sealing glass Substances 0.000 description 2
- 230000008646 thermal stress Effects 0.000 description 2
- 229910002555 FeNi Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 101100390562 Mus musculus Fen1 gene Proteins 0.000 description 1
- 229910017709 Ni Co Inorganic materials 0.000 description 1
- 229910003267 Ni-Co Inorganic materials 0.000 description 1
- 229910003262 Ni‐Co Inorganic materials 0.000 description 1
- 101100119953 Pyrococcus furiosus (strain ATCC 43587 / DSM 3638 / JCM 8422 / Vc1) fen gene Proteins 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910008894 U—Mo Inorganic materials 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 238000012938 design process Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 230000035882 stress Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 238000010301 surface-oxidation reaction Methods 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
【発明の詳細な説明】
産業上の利用分野
本発明は半導体用気密封止金属パッケージに関し、更に
詳しくは半導体素子もしくは各種回路素子等電子部品を
搭載するための、放熱性並びに気密性に優れた半導体用
気密封止金属パッケージに関する。[Detailed Description of the Invention] Industrial Field of Application The present invention relates to a hermetically sealed metal package for semiconductors, and more specifically, it is used to mount electronic components such as semiconductor elements or various circuit elements, and has excellent heat dissipation and airtightness. The present invention relates to a hermetically sealed metal package for semiconductors.
従来の技術
半導体装置は所定の機能付与がなされた後、パッケージ
ングされて実際の使用に付されることになる。このパフ
ケージングの態様としては、−般にその構造からセラミ
ックス、金属、ガラス、プラスチックパッケージなどに
分類されているが、最近ではこれらを適当に組合せるこ
とにより一層多種多様な構造のものが、半導体素子、デ
バイスの大型化、高集積化等の動向に伴って出現してき
このパッケージは、その信頼性の面からみると、搭載す
る半導体素子、その他の受動素子などを周囲環境から保
護し、これらがその機能を正常に果たすことができるよ
うな所定の内部条件を設定する上で、極めて重要な役割
を演じている。従って、回路設計やチップ等の製造工程
が完全であったとしても、パッケージが不完全あるいは
不適当である場合には素子の破壊、品質低下などをもた
らし、半導体装置とは無関係の不良モードを生ずること
になる。After a conventional semiconductor device is given a predetermined function, it is packaged and put into actual use. Puff casing is generally classified into ceramic, metal, glass, plastic packages, etc. based on its structure, but recently, by appropriately combining these packages, a wide variety of structures have been created for semiconductors. Packages, which have emerged in line with trends such as larger size and higher integration of elements and devices, are important in terms of reliability by protecting mounted semiconductor elements and other passive elements from the surrounding environment. It plays an extremely important role in setting the predetermined internal conditions that allow it to perform its functions normally. Therefore, even if the circuit design and manufacturing process of the chip, etc. are perfect, if the package is incomplete or inappropriate, it will lead to element destruction, quality deterioration, etc., and a failure mode unrelated to the semiconductor device will occur. It turns out.
即ち、半導体装置の所期の特性値を十分に維持し、熱的
、電気的導出、電極間の絶縁距離の確保などの他、運搬
、取扱い上の便宜のためにパブケージングが行われ、上
記のように半導体装置の高集積化、高性能化を図る上で
、特に該装置と外的条件との整合性を確保するために重
要な役割を果たしてセリ、このような観点からパッケー
ジング並びにその関連技術の改善を図ることは、半導体
素子自体の性能向上と共に並行して解決しなければなら
ない重要な課題である。In other words, pubcaging is performed to sufficiently maintain the desired characteristic values of the semiconductor device, to ensure thermal and electrical conduction, insulation distance between electrodes, and to facilitate transportation and handling. In order to increase the degree of integration and performance of semiconductor devices, packaging and its performance play an important role, especially in ensuring consistency between the device and external conditions. Improving related technologies is an important issue that must be solved in parallel with improving the performance of semiconductor devices themselves.
ところで、従来の金属パッケージは金属ベース部にコバ
ール(pe−Ni−Co合金)、l’e−Ni合金、F
e、ステンレス合金等を使用し、気密封止は金属ベース
材およびガラスの熱膨張係数を考慮して最適の組合せを
選択し、金属ベース材とガラスの熱膨張率をほぼ同じと
したマツチング方式と、ガラスに圧縮応力がかかるよう
にしたコンプレッション方式に大別される。By the way, conventional metal packages include Kovar (pe-Ni-Co alloy), l'e-Ni alloy, F
e. Stainless alloy, etc. are used, and the airtight sealing is done by selecting the optimal combination by considering the thermal expansion coefficients of the metal base material and glass, and using a matching method in which the thermal expansion coefficients of the metal base material and glass are almost the same. It is broadly divided into compression methods, which apply compressive stress to the glass.
この場合、金属表面に適当な酸化膜を生成させ、それに
よって封止の際のガラスに対する濡れ性の向上並びに酸
化物の拡散による良好な密着性を得ている。In this case, a suitable oxide film is formed on the metal surface, thereby improving wettability to glass during sealing and obtaining good adhesion by diffusion of the oxide.
発明が解決しようとする問題点
しかしながら、上記のような金属ベース材では熱伝導率
が小さく、また高周波デバイス、光関連デバイスをも含
めた半導体デバイスの高密度実装化、高速動作化、高出
力下での動作性の要請に伴う発熱量の増大に十分対応で
きる放熱性を有していないので、性能の低下をまねく。Problems to be Solved by the Invention However, the metal base materials mentioned above have low thermal conductivity, and the need for high-density packaging, high-speed operation, and high-output operation of semiconductor devices, including high-frequency devices and optical-related devices, is high. The heat dissipation property is not sufficient to cope with the increase in heat generated due to the demand for operability in the environment, resulting in a decrease in performance.
また熱伝導率が良い銅を金属ベースとし、ガラス封止部
にFeやコバールリング、アイレット等のガラス封着金
属をろう付などで接合した金属パッケージも開発されて
いるが、ろう何時の熱サイクルに付す際に、金属間の熱
膨張率の違いによりガラスにクラックが入ったり、金属
とガラスが剥離し、気密封止が保てなくなることがあり
、素子や基板装着時においても熱応力により破折が生じ
る場合がある。In addition, metal packages have been developed in which copper, which has good thermal conductivity, is used as a metal base and glass sealing metals such as Fe, Kovar rings, and eyelets are bonded to the glass sealing part by brazing. When it is attached to a device, the glass may crack due to the difference in thermal expansion coefficient between the metals, or the metal and glass may separate, making it impossible to maintain an airtight seal. Also, thermal stress may cause breakage when attaching an element or board. Folds may occur.
上記のように、半導体デバイスの作製技術において、半
導体素子・デバイスの高性能化を図るためには、半導体
素子・デバイス自体の改善と共に、それに応じたパッケ
ージング方法の改良も図られなければならない。As described above, in order to improve the performance of semiconductor elements/devices in semiconductor device manufacturing technology, it is necessary to improve not only the semiconductor elements/devices themselves but also the packaging methods accordingly.
上述のことから、放熱性を改善するために従来の封着用
金属材料より熱伝導率が太き(て銅の値に近く、熱膨張
係数がGaAsやアルミナ基板と近似しているCu−W
合金、Cu−Mo合金もしくはCu−W−)10合金を
金属ベース材として選択することにより、放熱性に優れ
た半導体用金属パッケージを得ることができるものと考
えられる。しかしながら、上記の如きCu−W合金、C
u−Mo合金もしくはCu −W−Mo合金は従来のガ
ラス封止技術ではガラスとの濡れ性並びになじみが悪い
ために、高気密性を要求する金属パッケージには使用で
きず、また−般によく行われている表面酸化処理を施し
ても製造中あるいは使用中の熱サイクルに十分耐えうる
高気密性が得られなかった。From the above, in order to improve heat dissipation, Cu-W, which has a higher thermal conductivity than conventional sealing metal materials (close to the value of copper and a coefficient of thermal expansion similar to GaAs and alumina substrates), is used.
It is believed that by selecting a Cu-Mo alloy or a Cu-W-)10 alloy as the metal base material, a metal package for semiconductors with excellent heat dissipation properties can be obtained. However, the above-mentioned Cu-W alloy, C
U-Mo alloy or Cu-W-Mo alloy cannot be used in metal packages that require high airtightness due to poor wettability and compatibility with glass using conventional glass sealing technology, and is generally not suitable for use in metal packages that require high airtightness. Even with the current surface oxidation treatment, it was not possible to obtain a high airtightness sufficient to withstand thermal cycles during manufacturing or use.
そこで、上記のような気密封止金属パッケージの有する
各種欠点を解決し、半導体装置の最近の動向にみあった
パッケージ構造を開発することは、半導体技術の今後の
発展のために極めて大きな意義がある。Therefore, solving the various drawbacks of hermetically sealed metal packages as described above and developing a package structure that meets recent trends in semiconductor devices will be of great significance for the future development of semiconductor technology. be.
従って、本発明の目的は放熱性に優れ、またガラス封止
性にも1′憂れ、従って高気密性を有する半導体用気密
封止金属パッケージを提供することにある。SUMMARY OF THE INVENTION Accordingly, an object of the present invention is to provide a hermetically sealed metal package for semiconductors which has excellent heat dissipation properties, has poor glass sealing properties, and therefore has high airtightness.
問題点を解決するための手段
本発明者等は半導体用気密封止金属パッケージの上記の
ような現状に鑑みて、種々検討した結果、金属パッケー
ジの放熱性を確保するためには従来のCu−W合金、C
u−Mo合金またはCu−W−!JO合金が有利であり
、その際これら合金とガラスとの濡れ性、なじみ性を改
善することが必要となるが、この問題は該合金のガラス
封止部に特定のメツキを施すことにより有利に解決でき
ることを見出し、本発明を完成した。Means for Solving the Problems In view of the above-mentioned current state of hermetically sealed metal packages for semiconductors, the inventors have conducted various studies and found that the conventional Cu- W alloy, C
u-Mo alloy or Cu-W-! JO alloys are advantageous, and it is necessary to improve the wettability and compatibility between these alloys and glass, but this problem can be solved advantageously by applying a specific plating to the glass sealing part of the alloy. They found that this could be solved and completed the present invention.
即ち、本発明の半導体用気密封止金属パッケージは半導
体素子、回路素子を搭載し、リード線貫通孔を有する金
属ベースと、該貫通孔に通されガラス封止により気密に
固定されたリードと、上記金属ベース周縁部、において
封止されたキャップとを含む半導体用気密封止金属パッ
ケージであって、上記金属ベースがCu−W合金、Cu
Mo合金またはCu−W−Mo合金製であり、かつ
少な(とも上記ガラス封止部表面にFe−Ni合金層を
設けたことを特徴とする。That is, the hermetically sealed metal package for semiconductors of the present invention mounts a semiconductor element or a circuit element and includes a metal base having a lead wire through hole, a lead passed through the through hole and hermetically fixed by glass sealing, a hermetically sealed metal package for a semiconductor, comprising a cap sealed at a peripheral edge of the metal base, wherein the metal base is made of Cu-W alloy, Cu
It is made of a Mo alloy or a Cu-W-Mo alloy, and is characterized in that a Fe-Ni alloy layer is provided on the surface of the glass sealing portion.
本発明の気密封止金属パッケージにおいて有用な上記金
属ベース材においてはCuの含有量は5〜30重量%の
範囲内であり、これが合金中で均一に含まれていること
が好ましい。The metal base material useful in the hermetically sealed metal package of the present invention has a Cu content in the range of 5 to 30% by weight, and is preferably uniformly contained in the alloy.
また、該金属ベースの少なくともガラス封止部表面に適
用されるFe N1合金層において、Feの比率は5
〜60重量%の範囲内とすることが好ましい”。Further, in the FeN1 alloy layer applied to at least the surface of the glass sealing part of the metal base, the Fe ratio is 5.
The content is preferably within the range of 60% by weight.
本発明の半導体用気密封止金属パッケージの構成は、添
付第1図を参照することにより、−層よく理解すること
ができる。即ち、その主要部は第1図から明らかな如く
、金属ベース材1と、電気信号入出力リード2と、キャ
ップシール部3とで構成される。ここで、リード線2は
、金属ベース1に設けられた貫通孔4に通され、例えば
貫通孔4の内面に形成されたFe−Ni合金層5を介し
て絶縁材としてのガラス6により、金属ベース1に気密
固定されている。更に、金属ベース1の上面周縁部に設
けられたキャップ(図示せず)シール用部材7はコバー
ルもしくはステンレスなどで形成されたものであり、こ
れは金属ベース1にBAg8などでろう付されている。The structure of the hermetically sealed metal package for semiconductors of the present invention can be better understood by referring to the attached FIG. That is, as is clear from FIG. 1, its main parts are comprised of a metal base material 1, electrical signal input/output leads 2, and a cap seal portion 3. Here, the lead wire 2 is passed through a through hole 4 provided in the metal base 1, and the metal It is hermetically fixed to the base 1. Further, a cap (not shown) sealing member 7 provided on the upper peripheral edge of the metal base 1 is made of Kovar or stainless steel, and is brazed to the metal base 1 with BAg8 or the like. .
このキャップシール部7とキャップとの接合は、従来公
知の各種手段、例えば電気抵抗溶接、アーク溶接、ろう
付、半田付などの他、最近注目されているシームウェル
ディングなどで行うことができる。The cap seal portion 7 and the cap can be joined by various conventionally known means, such as electric resistance welding, arc welding, brazing, and soldering, as well as seam welding, which has been attracting attention recently.
ガラス封止部などに設ける合金層としては、メツキ層が
使用される。メツキ層の形成方法としては、電気メツキ
、無電解メツキ、気相メツキなどが例示できいずれも好
ましい結果を与える。A plating layer is used as the alloy layer provided in the glass sealing part and the like. Examples of methods for forming the plating layer include electroplating, electroless plating, and vapor phase plating, all of which give preferable results.
作用
従来の半導体用気密封止金属パッケージで、特に問題と
なっていた点は金属ベース材として用いられていた材料
の熱伝導率が低すぎたことにあった。また、この熱伝導
率を改善し得る材料とじてCu −WSCu−Moまた
はCu−W−Moなどを採用しても、逆に気密封止用の
ガラスとの濡れ性、なじみが悪く、良好な気密封止が得
られなかった。A particular problem with conventional hermetically sealed metal packages for semiconductors is that the thermal conductivity of the material used as the metal base material is too low. In addition, even if Cu-WSCu-Mo or Cu-W-Mo is used as a material that can improve this thermal conductivity, it has poor wettability and compatibility with the hermetic sealing glass, resulting in poor compatibility. A hermetic seal could not be obtained.
そこで、本発明では金属ベース材として熱伝導率の点で
有利な上記のCu−Mo、Cu−WSCu−W −Mo
合金を選び、これらとガラスとの濡れ性、なじみ性を改
善するために、これらの間にFe−Ni合金の介在層を
設けた。このFe−Ni合金と金属ベース材合金との間
並びにFe−Ni合金とガラスとの間の濡れ性、なじみ
性は極めて良好である。この濡れ性、なじみ性に有効な
酸化膜の生成及びその拡散はFe含有量が5%未満では
十分な酸化膜が得られず、−方60%を越える場合には
酸化膜が厚く脆くなるため、上記目的とする効果を達成
するためには5〜60wt%の範囲とすることが有利で
ある。また、上記金属ベース合金の熱膨張率は5.5〜
8.0xlO−’/lの範囲にあり、従って使用する金
属ベース合金の熱膨張率に応じてガラスを選択すること
によりマツチング、コンプレッション方式のどちらにも
使用できる。Therefore, in the present invention, Cu-Mo, Cu-WSCu-W-Mo, which is advantageous in terms of thermal conductivity, is used as a metal base material.
The alloys were selected, and an intervening layer of Fe--Ni alloy was provided between them in order to improve the wettability and compatibility between them and the glass. The wettability and compatibility between this Fe-Ni alloy and the metal base material alloy and between the Fe-Ni alloy and glass are extremely good. The formation and diffusion of an oxide film, which is effective for wettability and conformability, cannot be achieved if the Fe content is less than 5%, and if it exceeds 60%, the oxide film becomes thick and brittle. In order to achieve the above-mentioned desired effect, it is advantageous to set the amount in the range of 5 to 60 wt%. Furthermore, the coefficient of thermal expansion of the above metal base alloy is 5.5~
It is in the range of 8.0xlO-'/l, and therefore, by selecting the glass according to the coefficient of thermal expansion of the metal base alloy used, it can be used for both matching and compression methods.
従って、このような介在層を設けたことにより、放熱性
良好な上記各合金を金属ベース材として有利に使用する
ことが可能となり、その結果従来みられたガラスのクラ
ック、剥離、更には素子や基板の装着時における熱応力
に付されても破折する恐れは全くない。Therefore, by providing such an intervening layer, it becomes possible to advantageously use each of the above-mentioned alloys with good heat dissipation properties as a metal base material, and as a result, the cracks and peeling of glass that were previously observed, as well as the There is no risk of breakage even if subjected to thermal stress during mounting of the board.
このような理由からFe −N r合金中のFeの含有
量は5〜6Qwt%の範囲内とすることが有利であり、
この範囲外では熱膨張率、金属ベース材もしくはガラス
との濡れ性、なじみ性が不十分となり、所期の目的を達
成することができない。また、同様な理由から金属ベー
ス材合金中のCuの含有率も5〜30wt%の範囲内と
することが好ましい。For these reasons, it is advantageous for the Fe content in the Fe-Nr alloy to be within the range of 5 to 6 Qwt%,
Outside this range, the coefficient of thermal expansion, wettability and compatibility with the metal base material or glass will be insufficient, making it impossible to achieve the intended purpose. Further, for the same reason, it is preferable that the content of Cu in the metal base material alloy is also within the range of 5 to 30 wt%.
実施例
以下、実施例に従って本発明の半導体用気密封止金属パ
ッケージをより具体的に説明する。しかし、本発明の範
囲は以下の例によって何隻制限されない。EXAMPLES Hereinafter, the hermetically sealed metal package for semiconductors of the present invention will be explained in more detail according to examples. However, the scope of the invention is not limited by the following examples.
実施例1
本発明による半導体気密封止金属パッケージの主要部は
添付第1図に示す通りである。金属ベース1にリード線
2を貫通するための穴4をもうけ、穴4の表面に合金層
としてのめっき5を施し、絶縁材6としてガラスを用い
気密封止し、素子搭載後キャップシールするために金属
ペース1上面外周B3にはコバールまたはステンレスリ
ング7をBAg 8でろう付する。Embodiment 1 The main parts of a semiconductor hermetically sealed metal package according to the present invention are shown in the attached FIG. 1. A hole 4 is made in the metal base 1 for the lead wire 2 to pass through, the surface of the hole 4 is plated 5 as an alloy layer, glass is used as an insulating material 6 to seal it airtight, and a cap is sealed after mounting the element. Next, a Kovar or stainless steel ring 7 is brazed with BAg 8 to the outer periphery B3 of the upper surface of the metal paste 1.
金属ベース1はCu−W合金を用い、めっき5は析出す
るFe量が4Qwt%となる条件でFe−Ni合金めっ
きを施し、リード線2はコバール、絶縁材6は。The metal base 1 is made of Cu-W alloy, the plating 5 is Fe-Ni alloy plating under the condition that the amount of precipitated Fe is 4 Qwt%, the lead wire 2 is Kovar, and the insulating material 6 is made of Kovar.
コバール封着用ガラス封止を行い、コバールリングを金
属ベース上面外周部3に銀ろう付した。Glass sealing for Kovar sealing was performed, and the Kovar ring was silver-brazed to the outer peripheral portion 3 of the upper surface of the metal base.
次に素子、回路基板等の装着を考慮し、大気中にて40
5℃で5分間係留後室温放置するというヒートサイクル
を3回行った。従来Cu−W合金はガラス気密封止がで
きないとされていたが、Heリークディテクターでのヘ
リウムリークレイトを検査してもl xlQ ”atm
cc/sec以下と高気密封止ができることとなった
。Next, considering the mounting of elements, circuit boards, etc.,
A heat cycle of mooring at 5° C. for 5 minutes and then leaving it at room temperature was performed three times. Conventionally, it was thought that Cu-W alloy could not be hermetically sealed with glass, but even when the helium leak rate was tested with a He leak detector,
It was possible to achieve a high airtight seal with less than cc/sec.
また、Cu−W合金金属ベースをCu−Mo合金、Cu
−W−Mo合金にかえても同様の結果が得られることも
確言忍した。In addition, Cu-W alloy metal base is used as Cu-Mo alloy, Cu
It was also confirmed that similar results could be obtained even if the -W-Mo alloy was used instead.
実施例2
実施例1の如くめっきを施し、金属ベース上面外周部3
にステンレスリング7を銀ろう8でろう付し、リード線
2はFe Ni合金、絶縁材6はFe −N1封着用
ガラスを用いガラス封止を行った。ヒートサイクル後実
施例1と同様のテストにおいて、めっきを施したものと
そうでないものとでは著しい気密封止性の差があり、め
っきを施したものは良好であった。Example 2 Plating was performed as in Example 1, and the outer peripheral part 3 of the upper surface of the metal base was plated as in Example 1.
The stainless steel ring 7 was soldered with silver solder 8, the lead wire 2 was made of an FeNi alloy, and the insulating material 6 was made of Fe--N1 sealing glass to perform glass sealing. After the heat cycle, in the same test as in Example 1, there was a significant difference in hermetic sealability between the plated and non-plated samples, and the plated samples were good.
発明の効果
以上の説明から明らかな如く、本発明によれば、金属ベ
ースとリードとの気密封止を、特定の合金層を介して行
ったという特異な特徴に基き、(1)Cu−W合金、C
u−Mo合金、Cu−W−Mo合金を金属ベース材とし
た半導体用気密封止金属パッケージを提供することがで
きる;
(2)Cu−W合金、Cu Mo合金、Cu−W−M
o合金を使用したことにより、これらの熱伝導率が大き
いため、従来の封着金属を使用した場合よりも、高密度
実装ができ、大きな出力パワーで使用できる;など放熱
性に優れた半導体用気密封止金属パッケージを提供する
ことができる効果がある。Effects of the Invention As is clear from the above explanation, according to the present invention, based on the unique feature that the metal base and the lead are hermetically sealed via a specific alloy layer, (1) Cu-W Alloy, C
It is possible to provide a hermetically sealed metal package for semiconductors using u-Mo alloy or Cu-W-Mo alloy as a metal base material; (2) Cu-W alloy, Cu-Mo alloy, Cu-W-M
The use of o-alloys has high thermal conductivity, which allows for higher density packaging and greater output power than when conventional sealing metals are used; for semiconductors with excellent heat dissipation. This has the advantage of providing a hermetically sealed metal package.
なお、本発明は実施例で示したパッケージの形状に何隻
限定されるものではなく、レーザーダイオード、発光ダ
イオード、フォトダイオード等の各種光関連素子を搭載
する台やステム、高周波関連素子を搭載する台など、高
い放熱性を必要とする金属ベースに対しても有利に適用
し得る。It should be noted that the present invention is not limited to the number of packages shown in the embodiments, and may include a stand or stem for mounting various optical-related elements such as a laser diode, a light-emitting diode, a photodiode, or a high-frequency related element. It can also be advantageously applied to metal bases that require high heat dissipation, such as tables.
添付第1図は本発明の金属パッケージの主要部の構成を
説明するための一部切除した模式的な正面図である。
(主な参照番号)
1・・金属ベース、
2・・電気信号人出力リード、
3・・キャップシール部、
4・・貫通穴、ガラス封着部、
5・・めっき、 6・・絶縁材、
7・・コバール又はステンレスリング、8・・銀ろうFIG. 1 is a partially cutaway schematic front view for explaining the structure of the main parts of the metal package of the present invention. (Main reference numbers) 1. Metal base, 2. Electrical signal human output lead, 3. Cap seal section, 4. Through hole, glass sealing section, 5. Plating, 6. Insulating material, 7. Kovar or stainless steel ring, 8. Silver wax
Claims (3)
を有する金属ベースと、該貫通孔に通されガラス封止に
より気密に固定されたリード線と、上記金属ベース上面
周縁部において封止されたキャップとを含む半導体用気
密封止金属パッケージにおいて、 上記金属ベースがCu−W合金、Cu−Mo合金または
Cu−W−Mo合金で作られており、かつ少なくとも上
記ガラス封止部表面にFe−Ni合金層を設けたことを
特徴とする上記半導体用気密封止金属パッケージ。(1) A metal base on which a semiconductor element or a circuit element is mounted and has a lead wire through hole, a lead wire passed through the through hole and hermetically fixed by glass sealing, and sealed at the periphery of the upper surface of the metal base. In the hermetically sealed metal package for semiconductors, the metal base is made of a Cu-W alloy, a Cu-Mo alloy, or a Cu-W-Mo alloy, and the metal base is made of a Cu-W alloy, a Cu-Mo alloy, or a Cu-W-Mo alloy; The above-mentioned hermetically sealed metal package for a semiconductor, characterized in that a Fe-Ni alloy layer is provided.
もしくはCu−W−Mo合金がCuを5〜30wt%含
有することを特徴とする特許請求の範囲第1項記載の半
導体用気密封止金属パッケージ。(2) Hermetic sealing for semiconductors according to claim 1, wherein the metal-based Cu-W alloy, Cu-Mo alloy, or Cu-W-Mo alloy contains 5 to 30 wt% of Cu. Stop metal package.
金層において、Feの含有率が5〜60wt%であるこ
とを特徴とする特許請求の範囲第1項または第2項記載
の半導体用気密封止金属パッケージ。(3) The semiconductor according to claim 1 or 2, wherein the Fe-Ni alloy layer provided on the surface of the glass sealing part has an Fe content of 5 to 60 wt%. Hermetically sealed metal package.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61151017A JPH0758743B2 (en) | 1986-06-27 | 1986-06-27 | Method for manufacturing hermetically sealed metal package for semiconductor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61151017A JPH0758743B2 (en) | 1986-06-27 | 1986-06-27 | Method for manufacturing hermetically sealed metal package for semiconductor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS637655A true JPS637655A (en) | 1988-01-13 |
JPH0758743B2 JPH0758743B2 (en) | 1995-06-21 |
Family
ID=15509475
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61151017A Expired - Fee Related JPH0758743B2 (en) | 1986-06-27 | 1986-06-27 | Method for manufacturing hermetically sealed metal package for semiconductor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0758743B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008124163A (en) * | 2006-11-10 | 2008-05-29 | Nec Schott Components Corp | Airtight terminal, and its manufacturing method |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50156875A (en) * | 1974-06-07 | 1975-12-18 | ||
JPS6092687A (en) * | 1983-10-26 | 1985-05-24 | Sumitomo Electric Ind Ltd | Semiconductor laser |
-
1986
- 1986-06-27 JP JP61151017A patent/JPH0758743B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50156875A (en) * | 1974-06-07 | 1975-12-18 | ||
JPS6092687A (en) * | 1983-10-26 | 1985-05-24 | Sumitomo Electric Ind Ltd | Semiconductor laser |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008124163A (en) * | 2006-11-10 | 2008-05-29 | Nec Schott Components Corp | Airtight terminal, and its manufacturing method |
Also Published As
Publication number | Publication date |
---|---|
JPH0758743B2 (en) | 1995-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5792984A (en) | Molded aluminum nitride packages | |
JPH0878574A (en) | Semiconductor device and manufacturing method thereof | |
US4266090A (en) | All metal flat package | |
KR20030028462A (en) | High rigidity, multi-layered, semiconductor package and method of making the same | |
JPH03225854A (en) | Semiconductor device and manufacture thereof | |
US5942796A (en) | Package structure for high-power surface-mounted electronic devices | |
JP4886104B2 (en) | Power semiconductor packaging package with ball grid array | |
KR19980069960A (en) | How to hermetically seal a high thermal conductivity substrate using a low thermal conductivity insert | |
EP0517967A1 (en) | High current hermetic package | |
US3504096A (en) | Semiconductor device and method | |
JPS637655A (en) | Metal package for airtight sealing of semiconductor | |
EP0100817A2 (en) | A hermetically sealed casing of an electrical device and process of manufacturing | |
JP3426827B2 (en) | Semiconductor device | |
JPS637653A (en) | Metal package for airtight sealing of semiconductor | |
JPS637652A (en) | Metal package for airtight sealing of semiconductor | |
JPS637654A (en) | Metal package for airtight sealing of semiconductor | |
JPS63173348A (en) | Semiconductor device | |
JP2004273927A (en) | Semiconductor package | |
JPH0974158A (en) | Package for high-power hybrid integrated circuit | |
JPH06140527A (en) | Sealing device component for semiconductor | |
JPH05121577A (en) | Sealed package for high current | |
JPS6334962A (en) | Structure for package | |
JPS6129161A (en) | Thermal conductive cooling module device | |
JPH0763080B2 (en) | Semiconductor package structure | |
JPS62217643A (en) | Package for containing hybrid integrated circuit element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |