JPS6372566U - - Google Patents
Info
- Publication number
- JPS6372566U JPS6372566U JP16723486U JP16723486U JPS6372566U JP S6372566 U JPS6372566 U JP S6372566U JP 16723486 U JP16723486 U JP 16723486U JP 16723486 U JP16723486 U JP 16723486U JP S6372566 U JPS6372566 U JP S6372566U
- Authority
- JP
- Japan
- Prior art keywords
- comparator
- output
- outputs
- logic
- logic level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 5
Landscapes
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16723486U JPH0542374Y2 (en:Method) | 1986-10-29 | 1986-10-29 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16723486U JPH0542374Y2 (en:Method) | 1986-10-29 | 1986-10-29 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6372566U true JPS6372566U (en:Method) | 1988-05-14 |
| JPH0542374Y2 JPH0542374Y2 (en:Method) | 1993-10-26 |
Family
ID=31098977
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16723486U Expired - Lifetime JPH0542374Y2 (en:Method) | 1986-10-29 | 1986-10-29 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0542374Y2 (en:Method) |
-
1986
- 1986-10-29 JP JP16723486U patent/JPH0542374Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0542374Y2 (en:Method) | 1993-10-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0336444A3 (en) | Semiconductor integrated circuit device having improved input/output interface circuit | |
| EP0291581A3 (en) | Logic integrated circuit capable of simplifying a test | |
| JPS6372566U (en:Method) | ||
| JPS6372565U (en:Method) | ||
| JPH022683U (en:Method) | ||
| JPS6443773A (en) | Propagation delay testing method for logic circuit | |
| JPH0174567U (en:Method) | ||
| JPH0372381U (en:Method) | ||
| JPS6222869Y2 (en:Method) | ||
| JPS61108985U (en:Method) | ||
| JPH0416700U (en:Method) | ||
| JP2817132B2 (ja) | Ｉｃ試験装置 | |
| KR900004003A (ko) | 스탠다드셀과 스탠다드셀형 집적회로 및 그 집적회로의 설계방법 | |
| SU1654968A1 (ru) | Делитель частоты | |
| JPS6128426Y2 (en:Method) | ||
| JPH01177612U (en:Method) | ||
| JPS6367981U (en:Method) | ||
| JPS6045519U (ja) | デイジタル・ストレツチ・クリツプ回路 | |
| JPH0360087U (en:Method) | ||
| JPS61198914A (ja) | パワ−オンリセツト回路 | |
| JPS60111278U (ja) | オ−プン／シヨ−トインサ−キツトテスタ | |
| JPS6424462U (en:Method) | ||
| JPH0344931U (en:Method) | ||
| JPS6170259U (en:Method) | ||
| JPS6292654U (en:Method) |