JPS6348846A - Thin film device and formation thereof - Google Patents

Thin film device and formation thereof

Info

Publication number
JPS6348846A
JPS6348846A JP19344686A JP19344686A JPS6348846A JP S6348846 A JPS6348846 A JP S6348846A JP 19344686 A JP19344686 A JP 19344686A JP 19344686 A JP19344686 A JP 19344686A JP S6348846 A JPS6348846 A JP S6348846A
Authority
JP
Japan
Prior art keywords
thin film
layers
layer
film device
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19344686A
Other languages
Japanese (ja)
Other versions
JPH0260211B2 (en
Inventor
Takashi Kato
隆 加藤
Takashi Ito
隆司 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP19344686A priority Critical patent/JPS6348846A/en
Priority to EP87111993A priority patent/EP0256557B1/en
Priority to DE8787111993T priority patent/DE3783405T2/en
Priority to KR1019870009034A priority patent/KR900006486B1/en
Publication of JPS6348846A publication Critical patent/JPS6348846A/en
Publication of JPH0260211B2 publication Critical patent/JPH0260211B2/ja
Priority to US07/740,872 priority patent/US5148259A/en
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To prevent wire breakdown at a step part, defects due to electromigration accompanied by the increase in current density and short circuits between layers due to the yield of hillocks, by a laminated structure, in which metal layers are provided between Al layers including C. CONSTITUTION:The constitution of this device bas a laminated structure, in which, e.g., metal layers 5 are provided between Al layers 4. The concentration of C in the Al layer 4 is relatively high. The concentration of the C in the metal layer 5 is relatively low. In addition, an SiO2 oxide film 7, a contact hole 7a and a diffused layer 10 are provided in an Si substrate 6. A metal layer 9, whose concentration of C is relatively low, is provided between Al layers 8, whose concentration of the C is relatively high. Such a laminated structure is possible. The lower Al layer is in contact with the Si substrate 6. Si is introduced in the Al layers 8 so as to prevent the diffusion of Si in the substrate into Al.

Description

【発明の詳細な説明】 〔概要〕 本発明は薄膜製4及びその形成方法において、ヒロック
(突起)を完全に防止し得ない従来装置の問題点を解決
するため、 炭素を含有したA2層を重層構造にすることにより、 ヒロックを完全に防止し得るようにしたものである。
[Detailed Description of the Invention] [Summary] In order to solve the problem of the conventional device that cannot completely prevent hillocks (protrusions) in a thin film 4 and a method for forming the same, the present invention uses a carbon-containing A2 layer. The multilayer structure completely prevents hillocks.

(産業上の利用分野) 本発明は薄膜装置、特に、A!!、配線膜を用いた薄膜
装置及びその形成方法に関する。薄膜装置はエレクトロ
マイグレーションやヒロックを生じるとA2配線膜が断
線することがあるため、これらの現象を抑えてA2配線
膜の断線のない信頼性の高い薄膜装置が必要とされる。
(Industrial Application Field) The present invention relates to a thin film device, particularly A! ! , relates to a thin film device using a wiring film and a method for forming the same. In a thin film device, the A2 wiring film may be disconnected if electromigration or hillocks occur, so there is a need for a highly reliable thin film device that suppresses these phenomena and does not cause disconnection of the A2 wiring film.

〔従来の技術〕[Conventional technology]

ICは半導体基板上に素子を形成し、それを金属配線に
より結合することで形成される。この場合、集積度の高
いICを開発1゛るに伴って素f及び配線共に微細化さ
れる傾向にあるが、現在は配線の構成が集積度をa、l
J限している。
An IC is formed by forming elements on a semiconductor substrate and connecting them with metal wiring. In this case, with the development of highly integrated ICs, both element f and wiring tend to be miniaturized.
Limited to J.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

配線膜は微細化と共に多層化される傾向にあり、このた
め、段差部におい断線、電流密度増加に伴うエレクトロ
マイグレーションによる不良、ヒロックの発生によって
店開のショートを生じる等の問題点がある。これらは全
て、A之原子がマイグレーションし易いことに起因して
おり、電流を流さず熱処理だけでもマイグレーションを
生じて配線膜が断線づ−る。
Wiring films tend to be multi-layered as they become finer, which causes problems such as disconnections at step portions, defects due to electromigration due to increased current density, and short circuits due to the formation of hillocks. All of these are caused by the fact that the atoms of A tend to migrate, and even heat treatment alone without current flow causes migration and disconnection of the wiring film.

イこて、特にヒロック発生の問題点をなくすために、従
来、第5図に示す如く、△2層1の間にWやTi等の金
属層2を介在させて重層構造にした薄膜装置があるが、
この方法でも完全にヒロックを防止することができない
問題点があった。なお、第3図中、3はS ! 02酎
化膜である。
In order to eliminate the problem of hillock generation, conventionally, a thin film device having a multilayer structure with a metal layer 2 such as W or Ti interposed between the △2 layers 1 has been used, as shown in Fig. 5. Yes, but
Even with this method, there was a problem that hillocks could not be completely prevented. In addition, 3 in Figure 3 is S! 02 chukka membrane.

〔問題点を解決するための手段〕[Means for solving problems]

本発明装置は、例えば第1図′に示す如く、Cを含有し
たAf1層4を金Ii1層5を介在させてw層構造とし
てなる。
The device of the present invention has a W-layer structure in which a C-containing Af1 layer 4 is interposed with a gold Ii1 layer 5, as shown in FIG. 1', for example.

〔作用〕[Effect]

Cを含有したA2層4を重層構造とすることによりヒロ
ックを発生しない。
By forming the C-containing A2 layer 4 into a multilayer structure, hillocks are not generated.

〔実施例〕〔Example〕

第1図は本発明装置の一実施例の所面図を示す。 FIG. 1 shows a top view of an embodiment of the apparatus of the present invention.

同図中、4はCを含有するへ2層で、Ca度は比較的高
く(10%〜20%)設定されている。5ハA Ill
、m C11度が比較的低く (0,1%以下) 含有
された金属層である。A2層4の間に金属層5が介在さ
れた重層構造とされている。なお、金属層5はA2にC
を含有されたものの他に、従来と同様のTiやWの金属
層でもよい。
In the figure, 4 is a double layer containing C, and the Ca content is set relatively high (10% to 20%). 5ha A Ill
, m It is a metal layer containing relatively low C11 degrees (0.1% or less). It has a multilayer structure in which a metal layer 5 is interposed between A2 layers 4. Note that the metal layer 5 has C on A2.
In addition to those containing Ti or W, the same metal layers as conventional ones may be used.

ここで、AeにCを混入する方法について説明する。A
IFJ中にイオン注入によりCをドープすると、C(7
)0.1%以上の注入で比抵抗は徐々に増加するも45
0℃の熱処理でCが析出してしまう。
Here, a method of mixing C into Ae will be explained. A
When C is doped by ion implantation in the IFJ, C(7
) Although the specific resistance gradually increases with injection of 0.1% or more45
C precipitates during heat treatment at 0°C.

これはCとAEとが結合状態にないために、固有限(0
,1%)以上のCが熱処理で析出するしのと考えられる
This is because C and AE are not in a bonded state, so the eigenlimit (0
, 1%) or more is thought to precipitate during heat treatment.

そこで、A2とCとが結合している状態でA2膜中への
Cの々入を行なった結果、熱処理後もCの析出がないこ
とが見出される。然るに、この場合、Cの濃度が一定直
以上になる抵抗が指数関数的に増加するので配線として
使用できなくなる。
Therefore, as a result of gradually introducing C into the A2 film in a state where A2 and C are bonded, it has been found that no precipitation of C occurs even after heat treatment. However, in this case, the resistance increases exponentially when the C concentration exceeds a certain level, making it impossible to use it as a wiring.

第2図は結合状態のC濃度(C/ (A之+C))を変
化した場合の比抵抗変化を熱処理前及び熱処理後の条件
で示した図である。同図より明らかな如く、熱処理前及
び熱処理後ともにC濃度が20%以下であれば比抵抗の
増加が殆どなく、又、450℃の熱処理で比抵抗が1/
2になることがわかる。
FIG. 2 is a diagram showing the change in specific resistance when the C concentration (C/(A~+C)) in the bonded state is changed under conditions before and after heat treatment. As is clear from the figure, if the C concentration is 20% or less both before and after heat treatment, there is almost no increase in resistivity, and after heat treatment at 450°C, resistivity decreases by 1/2.
It turns out that it becomes 2.

X線測定の結果、Cを混入したA2膜は配向した微結晶
になっていることがわかり、Cがこの結晶粒界に入って
いることが考えられる。このため、熱処理時でもA 2
 UA子のマイグレーションが抑えられて結晶の成長は
急速に起らず、又、電流密度増加に伴うエレクトロマイ
グレーションも抑えられ、ヒロックの発生もない。特に
600℃の熱処理においてもヒロックの発生はなく(C
を混入しないものでは1100℃の熱処理でヒロックを
生じる基板従来装置のへ2膜にはない(1れだ特性を右
する。
As a result of X-ray measurement, it was found that the A2 film mixed with C had oriented microcrystals, and it is thought that C was present in the grain boundaries. Therefore, even during heat treatment, A2
Migration of UA particles is suppressed, so that crystal growth does not occur rapidly, and electromigration accompanying an increase in current density is also suppressed, and hillocks do not occur. In particular, no hillocks occur even during heat treatment at 600℃ (C
In the case of a film that does not contain any of the above, hillocks occur during heat treatment at 1,100°C, which is not the case with the conventional substrate film.

本発明では1100n以下のtJ5品粒径を持った微結
晶になっていることも特徴になっている。この場合、C
とAIl原子の結合状態をX線光電子分析装置によって
測定したが、これらは完全に化学結合していることが確
かめられた。
The present invention is also characterized by being microcrystalline with a tJ5 grain size of 1100 nm or less. In this case, C
The bonding state of the and AIl atoms was measured using an X-ray photoelectron analyzer, and it was confirmed that they were completely chemically bonded.

なお、へ之層4のC温度は本発明の場合、必ずしも20
%以下でなくてもよい。
In addition, in the case of the present invention, the C temperature of the bottom layer 4 is not necessarily 20
It does not have to be less than %.

第3図は本発明装置の伯の実施例の断面図を示す。同図
中、6は3HI板、7は5i02配化膜、7aはコンタ
クトホール、10は拡散層である。
FIG. 3 shows a sectional view of a further embodiment of the device according to the invention. In the figure, 6 is a 3HI plate, 7 is a 5i02 arrangement film, 7a is a contact hole, and 10 is a diffusion layer.

8はC濃度が比較的高いA2層、9 <、iCm度が比
較的低いA之金属層であり、A2層8の間に金属層9が
介在された重層構造とされている。下層のAfl18は
S r m板6とコンタクトをとられている。A2層8
は、基板6の3iがA2中に拡散するのを防ぐために、
Stが導入されている。
8 is an A2 layer having a relatively high C concentration, 9 is a metal layer A having a relatively low iCm degree, and has a multilayer structure in which a metal layer 9 is interposed between the A2 layers 8. The lower Afl 18 is in contact with the S r m plate 6 . A2 layer 8
In order to prevent 3i of the substrate 6 from diffusing into A2,
St has been introduced.

このものも、前記第1図示の実施例と同様の理由により
、エレクトロマイグレーションやヒ[1ツクを発生する
ことがない。
This device also does not cause electromigration or hiccups for the same reason as the embodiment shown in the first figure.

ここで、第3図に示すnpaiを形成する方法について
説明する。第4図(Δ)において、3iす板6上に熱酸
化又はCVD法により5i02ff17を7000人の
膜厚で形成し、同図(B)に示すようにコンタクト形成
部を開口し、不純物を注入して熱処理により活性化し、
拡散層10を形成する。1次に、同図(B)に示すよう
にプラズマCVD法によりAIl膜中に結合した状態で
炭素を15%含/υだA2膜8を2000人形成する。
Here, a method of forming npai shown in FIG. 3 will be explained. In FIG. 4 (Δ), 5i02ff17 is formed to a thickness of 7000 mm on the 3i plate 6 by thermal oxidation or CVD, and as shown in FIG. 4 (B), a contact forming part is opened and impurities are implanted. and activated by heat treatment,
A diffusion layer 10 is formed. First, as shown in FIG. 2B, 2000 A2 films 8 containing 15% carbon are formed by plasma CVD in a state of being bonded to the Al film.

形成条件は平行平板型プラズマCVDvciHにより、
2.3Torrのガス圧ノjで、13.56MHzのR
Fプラズマ中であり、トリメチルアルミニウム(CH3
) 3A2−ガスとH2希釈ガスの混合ガスをプラズマ
中に導入してA之を堆積する。基板温度は50〜100
℃の低温に保つことも結品粒径を小さくするには必要で
ある。
The formation conditions were parallel plate plasma CVDvciH.
At a gas pressure of 2.3 Torr, R of 13.56 MHz
F plasma and trimethylaluminum (CH3
) 3A2-A mixture of gas and H2 diluent gas is introduced into the plasma to deposit A. Substrate temperature is 50-100
It is also necessary to maintain the temperature at a low temperature of °C in order to reduce the grain size of the crystals.

また、コンタクト部でSi基板6と接触するA之−C膜
では基板の3iがA2中に拡散するのを防ぐために、あ
らかじめ1〜2%程度のSiを導入する。導入方法とし
ては、トリメチルアルミ。
Further, in the A to C films that contact the Si substrate 6 at the contact portion, about 1 to 2% of Si is introduced in advance in order to prevent 3i of the substrate from diffusing into A2. The introduction method is trimethyl aluminum.

水素ガスにS!Ht(シラン)ガスを混合してプラズマ
CVD法により行なう。
S to hydrogen gas! The plasma CVD method is performed by mixing Ht (silane) gas.

SiとCとも含/vだコンタクト拡散膜は上に述ぺた2
000人で良く、更に、CVD法又はスパッタ法などに
より6000人のA之層9を堆積後、上と同じ方法によ
り2000人のAE−C−3i膜8を形成する(同図(
C)〉。
Both Si and C are included in the contact diffusion film mentioned above.
Further, after depositing the A layer 9 of 6,000 layers by CVD or sputtering, an AE-C-3i film 8 of 2,000 layers is formed by the same method as above (see Figure 1).
C)〉.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、Cを含有したへ2層を重層構造にする
ことにより、ヒロックを完全に防止し得、居間のショー
ト等の事故を未然に防止前る等の特長を有する。
According to the present invention, hillocks can be completely prevented by forming two layers containing C into a multilayer structure, and accidents such as short circuits in the living room can be prevented.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明装置の一実施例の断面図、第2図はカー
ボン濃度対比抵抗特性図、第3図は本発明装置の他の実
施例の断面図、第4図は第3図示の装置を形成する図、
第5図は従来装置の一例の断面図である。 図中において 3.7は5i02酸化膜、 4.8はCを含有したA2層、 5.9は金属層、 6は3i基板、 7aはコンタクトホール、 10は拡散層である。 、−N、 代理人 弁理士 井 桁 自 −【 ../ ″ −ダ (く会シ用竹の一夷電抵仔L1の−hj口第1図 2t9、り月く騙モヒ2廼5−))4クフ)麹ざシト在
りイ〉リノ)岐国カーボン、&京ノ十に浦り兜ゼh上田 凍 ラ (q (A) (B) (C) キ3図示−)を膜呟遣5形べ↑ろ間 第4図 梃水妓1/)峙喧図 第5図
FIG. 1 is a cross-sectional view of one embodiment of the device of the present invention, FIG. 2 is a carbon concentration versus resistance characteristic diagram, FIG. 3 is a cross-sectional view of another embodiment of the device of the present invention, and FIG. diagram forming the device;
FIG. 5 is a sectional view of an example of a conventional device. In the figure, 3.7 is a 5i02 oxide film, 4.8 is an A2 layer containing C, 5.9 is a metal layer, 6 is a 3i substrate, 7a is a contact hole, and 10 is a diffusion layer. , -N, Agent: Patent Attorney Igata -[ . .. / '' -da (Kuaishi used bamboo one yiden resistance L1 -hj mouth 1 figure 2t9, Ritsuki Kudamamohi 2 廼 5-)) 4 Kufu) Kojizashito I〉Rino) Kikuni Carbon, & Kyo no Ju Ni Ura Kabuto Zeh Ueda Hiroshi La (q (A) (B) (C) Ki 3 illustration -) membrane mutter 5 form ↑ between the 4th figure 1/) Figure 5

Claims (7)

【特許請求の範囲】[Claims] (1)炭素を含有されたアルミニウム層(4、8)を、
金属層(5、9)を介在させて重層構造にしてなること
を特徴とする薄膜装置。
(1) Aluminum layer (4, 8) containing carbon,
A thin film device characterized by having a multilayer structure with metal layers (5, 9) interposed therebetween.
(2)該アルミニウム層(4、8)は炭素濃度を比較的
高く設定されており、該金属層(5、9)は炭素濃度を
比較的低く設定されていることを特徴とする特許請求の
範囲第1項記載の薄膜装置。
(2) The aluminum layer (4, 8) has a relatively high carbon concentration, and the metal layer (5, 9) has a relatively low carbon concentration. The thin film device according to scope 1.
(3)該アルミニウム層(8)は、Si基板(6)との
コンタクト部に設けられ、更にSiを含有してなること
を特徴とする特許請求の範囲第1項記載の薄膜装置。
(3) The thin film device according to claim 1, wherein the aluminum layer (8) is provided at a contact portion with the Si substrate (6) and further contains Si.
(4)最下層の該アルミニウム層(8)は、基板(6)
とのコンタクト部に設けられてなることを特徴とする特
許請求の範囲第1項又は第2項記載の薄膜装置。
(4) The bottom aluminum layer (8) is the substrate (6)
3. The thin film device according to claim 1 or 2, wherein the thin film device is provided in a contact portion with.
(5)最上層のアルミニウム層(8)は、炭素濃度を比
較的高く設定されており、配線の表面を覆つてなる特許
請求の範囲第3項記載の薄膜装置。
(5) The thin film device according to claim 3, wherein the uppermost aluminum layer (8) has a relatively high carbon concentration and covers the surface of the wiring.
(6)炭素を含有されたアルミニウム層(4、8)を金
属層(5、9)を介在させて重層構造にした薄膜装置を
形成するに際し、プラズマ中で形成してなることを特徴
とする薄膜装置の形成方法。
(6) When forming a thin film device having a multilayer structure in which carbon-containing aluminum layers (4, 8) are interposed with metal layers (5, 9), the method is characterized in that it is formed in plasma. Method for forming thin film devices.
(7)炭素濃度を比較的高く含有されたアルミニウム層
(4、8)を、炭素濃度を比較的低く含有された金属層
(5、9)を介在させて重層構造にした薄膜装置を形成
するに際し、プラズマ中で形成してなることを特徴とす
る薄膜装置の形成方法。
(7) Forming a thin film device in which aluminum layers (4, 8) containing relatively high carbon concentration are interposed with metal layers (5, 9) containing relatively low carbon concentration to form a multilayer structure. A method for forming a thin film device, characterized in that the film is formed in plasma.
JP19344686A 1986-08-19 1986-08-19 Thin film device and formation thereof Granted JPS6348846A (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP19344686A JPS6348846A (en) 1986-08-19 1986-08-19 Thin film device and formation thereof
EP87111993A EP0256557B1 (en) 1986-08-19 1987-08-18 Semiconductor device having thin film wiring layer and method of forming thin wiring layer
DE8787111993T DE3783405T2 (en) 1986-08-19 1987-08-18 SEMICONDUCTOR ARRANGEMENT WITH A THICK LAYER WIRING AND METHOD FOR PRODUCING THE SAME.
KR1019870009034A KR900006486B1 (en) 1986-08-19 1987-08-19 Semiconductor device having thin film layer and method of forming thin wiring layer
US07/740,872 US5148259A (en) 1986-08-19 1991-07-31 Semiconductor device having thin film wiring layer of aluminum containing carbon

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19344686A JPS6348846A (en) 1986-08-19 1986-08-19 Thin film device and formation thereof

Publications (2)

Publication Number Publication Date
JPS6348846A true JPS6348846A (en) 1988-03-01
JPH0260211B2 JPH0260211B2 (en) 1990-12-14

Family

ID=16308126

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19344686A Granted JPS6348846A (en) 1986-08-19 1986-08-19 Thin film device and formation thereof

Country Status (1)

Country Link
JP (1) JPS6348846A (en)

Also Published As

Publication number Publication date
JPH0260211B2 (en) 1990-12-14

Similar Documents

Publication Publication Date Title
US7012312B2 (en) Semiconductor device with multilayer conductive structure formed on a semiconductor substrate
JPS6060720A (en) Method of forming semiconductor device
US20040150111A1 (en) Semiconductor device and its production process
US5994775A (en) Metal-filled via/contact opening with thin barrier layers in integrated circuit structure for fast response, and process for making same
US4704647A (en) Magnetic recording and reproducing system with a cleaning mechanism
EP0187475A2 (en) Method of manufacturing semiconductor devices having an oxygen-containing polycristalline silicon layer
JP3240725B2 (en) Wiring structure and its manufacturing method
JPS6329954A (en) Manufacture of semiconductor device
JPS6348846A (en) Thin film device and formation thereof
JP3021996B2 (en) Aluminum wiring and method of forming the same
TW314642B (en)
TW544789B (en) Semiconductor device and method of manufacturing the same
JPS609160A (en) Semiconductor device and manufacture thereof
JPS63133672A (en) Semiconductor device
JPS60119755A (en) Semiconductor integrated circuit device with multilayered wiring
KR940004253B1 (en) Isolation method for components of semiconductor
GB2326975A (en) Multilayered polysilicon film
JPH021910A (en) Manufacture of semiconductor integrated circuit employing selective tungsten deposition
JP2000100815A (en) Semiconductor device with aluminum wiring and manufacturing method therefor
JPH02206122A (en) Semiconductor device
JPS62165328A (en) Method of alloying metal after oxidization
JPS6097628A (en) Manufacture of semiconductor device
JPH07273045A (en) Formation of tungsten film
JPS6365646A (en) Semiconductor device
JPH01255220A (en) Manufacture of semiconductor device