JPS6339945B2 - - Google Patents

Info

Publication number
JPS6339945B2
JPS6339945B2 JP55075548A JP7554880A JPS6339945B2 JP S6339945 B2 JPS6339945 B2 JP S6339945B2 JP 55075548 A JP55075548 A JP 55075548A JP 7554880 A JP7554880 A JP 7554880A JP S6339945 B2 JPS6339945 B2 JP S6339945B2
Authority
JP
Japan
Prior art keywords
vector
register
vector register
registers
data output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55075548A
Other languages
English (en)
Japanese (ja)
Other versions
JPS573172A (en
Inventor
Shigeo Nagashima
Shunichi Torii
Koichiro Omoda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP7554880A priority Critical patent/JPS573172A/ja
Publication of JPS573172A publication Critical patent/JPS573172A/ja
Publication of JPS6339945B2 publication Critical patent/JPS6339945B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
JP7554880A 1980-06-06 1980-06-06 Vector register control system Granted JPS573172A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7554880A JPS573172A (en) 1980-06-06 1980-06-06 Vector register control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7554880A JPS573172A (en) 1980-06-06 1980-06-06 Vector register control system

Publications (2)

Publication Number Publication Date
JPS573172A JPS573172A (en) 1982-01-08
JPS6339945B2 true JPS6339945B2 (enrdf_load_stackoverflow) 1988-08-09

Family

ID=13579352

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7554880A Granted JPS573172A (en) 1980-06-06 1980-06-06 Vector register control system

Country Status (1)

Country Link
JP (1) JPS573172A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5965378A (ja) * 1982-10-06 1984-04-13 Fujitsu Ltd ベクトル処理装置のレジスタ連結処理方式
JPS6479860A (en) * 1987-09-21 1989-03-24 Hitachi Ltd Vector processor

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5853786B2 (ja) * 1977-12-30 1983-12-01 富士通株式会社 ベクトル・レジスタ

Also Published As

Publication number Publication date
JPS573172A (en) 1982-01-08

Similar Documents

Publication Publication Date Title
US4654781A (en) Byte addressable memory for variable length instructions and data
KR960001273B1 (ko) 단일칩 마이크로컴퓨터
US4016545A (en) Plural memory controller apparatus
US5410727A (en) Input/output system for a massively parallel, single instruction, multiple data (SIMD) computer providing for the simultaneous transfer of data between a host computer input/output system and all SIMD memory devices
US4155120A (en) Apparatus and method for controlling microinstruction sequencing by selectively inhibiting microinstruction execution
EP0218523B1 (en) programmable access memory
US3585605A (en) Associative memory data processor
JP3612186B2 (ja) データ処理装置
US3943494A (en) Distributed execution processor
US4584642A (en) Logic simulation apparatus
US4136383A (en) Microprogrammed, multipurpose processor having controllable execution speed
JPS58501560A (ja) マイクロプロセツサ
US3320594A (en) Associative computer
US3706077A (en) Multiprocessor type information processing system with control table usage indicator
EP0136597B1 (en) Vector processor
US4460972A (en) Single chip microcomputer selectively operable in response to instructions stored on the computer chip or in response to instructions stored external to the chip
EP0167959A2 (en) Computer vector register processing
US4754424A (en) Information processing unit having data generating means for generating immediate data
JPH02100737A (ja) データ転送制御装置
JPS62236038A (ja) 制御記憶装置
JPS6339945B2 (enrdf_load_stackoverflow)
CA1183275A (en) Byte addressable memory for variable length instructions and data
US5388239A (en) Operand address modification system
JPS6132703B2 (enrdf_load_stackoverflow)
US4404629A (en) Data processing system with latch for sharing instruction fields