JPS63266554A - Program debugging system - Google Patents

Program debugging system

Info

Publication number
JPS63266554A
JPS63266554A JP62101223A JP10122387A JPS63266554A JP S63266554 A JPS63266554 A JP S63266554A JP 62101223 A JP62101223 A JP 62101223A JP 10122387 A JP10122387 A JP 10122387A JP S63266554 A JPS63266554 A JP S63266554A
Authority
JP
Japan
Prior art keywords
memory shortage
memory
status
request source
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62101223A
Other languages
Japanese (ja)
Inventor
Mitsuaki Shoda
正田 光明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62101223A priority Critical patent/JPS63266554A/en
Publication of JPS63266554A publication Critical patent/JPS63266554A/en
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To debug memory shortage processing in a short period of time and with high efficiency by performing the automatic memory shortage processing for all requesters. CONSTITUTION:When the buffer security requesting frequency exceeds a fixed level, a means shows that the buffer security requesters 51-5n have shortage of memories and returns a memory shortage status for execution of the memory shortage processing of those requesters. In addition, the requester that returned the memory shortage status is recorded by a buffer security requester register part 4 in order to avoid the inclination where the memory shortage status is returned to a certain requester only. Furthermore the part 4 functions to avoids a case where a requester has the return frequency of the memory shortage status larger than a fixed level. Then the means 1 functions to set the buffer security requesting frequency at zero so that a random change is secured for such a requester that performs the memory shortage processing when the memory shortage status is returned. Thus it is possible to perform the automatic debug for the memory shortage processing of all requesters.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は動的にメモリスペース管理を行なっている情報
処理システムのプログラムデバグ方式に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a program debugging method for an information processing system that dynamically manages memory space.

〔従来の技術〕[Conventional technology]

従来、複数箇所あるバッファ確保要求に対するメモリ不
足処理のデバグをする場合、−m所づつバッチにより、
メモリ不足が発生したように見せかけていた。
Conventionally, when debugging memory shortage processing for buffer allocation requests in multiple locations, in a batch of -m locations,
It was pretending that there was a memory shortage.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

上述した従来のメモリ不足処理のデバグ方式は、人手に
より一箇所づつデバグをするため多くの工数がかかり、
デバグに用する時間がかなりかかるという欠点がある。
The conventional debugging method for memory shortage processing described above requires a lot of man-hours because debugging is done manually one by one.
The disadvantage is that it takes a lot of time for debugging.

〔問題点を解決するための手段〕[Means for solving problems]

本発明のプログラムデバグ方式は、 オペレータの指示により、メモリ不足デバモードのオン
/オフを切り換える手段と、 メモリ不足デバグモードオフのときはバッファ確保処理
を行ない、メモリ不足デバグモードオンのときはバッフ
ァ確保要求回数を計数し保存する手段と、 前記バッファ確保要求回数が一定数以内なら通常のバッ
ファ確保処理を行ない、一定数以上のときはバッファ確
保を要求した要求元にメモリが不足したことを示して要
求元のメモリ不足処理を実行させるメモリ不足ステータ
スを返す手段と、一つの要求元ばかり片よってメモリ不
足ステータスを返すことがないように、前記メモリ不足
ステータスを返した要求元を記録しておき、一定回数以
上メモリ不足ステータスを返した要求元には、それ以上
メモリ不足ステータスが返らないようにする要求元登録
手段と、 前記メモリ不足ステータスを返したときメモリ不足処理
を行なわせる要求元をランダムに変化させるために前記
バッファ確保要求回数をゼロにする手段とを有している
The program debugging method of the present invention includes a means for switching on/off of the low memory debug mode according to an operator's instruction, a buffer allocation process when the low memory debug mode is off, and a buffer reservation request when the low memory debug mode is on. A means for counting and storing the number of buffer reservation requests, and if the number of buffer reservation requests is within a certain number, normal buffer reservation processing is performed, and if it is above a certain number, a request is made by indicating that there is insufficient memory to the requestor who requested buffer reservation. A means to return the memory shortage status that causes the original memory shortage processing to be executed, and a method to record the request source that returned the memory shortage status so that the memory shortage status is not returned unilaterally to one request source. A request source registration means that prevents a memory shortage status from being returned any more to a request source that has returned a memory shortage status more than a number of times, and a request source that randomly changes the request source that causes memory shortage processing to be performed when the memory shortage status is returned. and means for zeroing the number of buffer reservation requests.

〔作 用〕[For production]

本発明は、全ての要求元のメモリ不足処理のデバグを自
動的に実行させるようにしたものである。
The present invention automatically debugs memory shortage processing for all request sources.

(実施例) 次に、本発明の実施例について図面を参照して説明する
(Example) Next, an example of the present invention will be described with reference to the drawings.

第1図は本発明のプログラムデバグ方式の一実施例の構
成図である。
FIG. 1 is a block diagram of an embodiment of the program debugging method of the present invention.

本実施例は、バッファ確保管理部1と、デバグモードフ
ラグ2と、バッファ確保要求回数カウント部3と、バッ
ファ確保要求元登録部4と、バッファ確保要求元51,
52.〜,5nで構成されている。
This embodiment includes a buffer reservation management section 1, a debug mode flag 2, a buffer reservation request count section 3, a buffer reservation request source registration section 4, a buffer reservation request source 51,
52. ~, 5n.

次表はバッファ確保要求元登録部4の一例を示しており
、バッファ確保要求元アドレスとメモリ不足ステータス
返却回数からなる。
The following table shows an example of the buffer reservation request source registration unit 4, and includes the buffer reservation request source address and the number of times the memory shortage status is returned.

バッファ確保要求元51〜5nは、バッファが必要とな
ったときバッファ確保管理部1にバッファを要求する。
The buffer reservation request sources 51 to 5n request a buffer from the buffer reservation management section 1 when a buffer is required.

バッファ確保管理部1は、デバグモードフラグ2を参照
し、オフならば通常のバッファ確保を行ない、オンなら
ばデバグモードであることを認識し、バッファ確保要求
回数カウント部3のカウンタな1だけインクリメントし
、カウント値が一定値未満ならば通常のバッファ確堡を
行ない、カウント値が一定値以上になると、バッファ確
保要求元登録部4を参照し、バッファ確保要求元アドレ
スの欄にバッファ確保要求元のアドレスが登録されてい
るかどうかを調べ、すでに登録されており、かつメモリ
不足ステータス返却回数が一定回数以上の場合、通常の
バッファ確保を行なう。バッファ確保要求元のアドレス
がバッファ確保要求元アドレスの欄に登録されていない
場合は新たに登録し、メモリ不足ステータス返却回数を
1にし、バッファ確保要求元にメモリ不足ステータスを
返す。バッファ確保要求元のアドレスがバッファ確保要
求元アドレスの欄に登録されていても、メモリ不足ステ
ータス返却回数が一定回数未満の場合、メモリ不足ステ
ータス返却回数の欄を1だけインクリメントし、バッフ
ァ確保要求元にメモリ不足ステータスを返す。バッファ
確保要求元にメモリ不足ステータスを返したら、バッフ
ァ確保要求回数カウント部3のカウンタを0にする。な
お、デバグモードフラグ2のオン/オフはオペレータの
コンソールコマンド人力により動的に変更される。
The buffer reservation management section 1 refers to the debug mode flag 2, and if it is off, it allocates a normal buffer, and if it is on, it recognizes that it is in debug mode, and increments the counter of the buffer reservation request count section 3 by 1. If the count value is less than a certain value, normal buffer security is performed, and if the count value exceeds a certain value, the buffer reservation request source registration unit 4 is referred to and the buffer reservation request source is entered in the buffer reservation request source address column. Check whether the address is registered, and if it is already registered and the number of times the memory shortage status is returned is a certain number or more, normal buffer reservation is performed. If the address of the buffer reservation request source is not registered in the buffer reservation request source address column, it is newly registered, the memory shortage status return count is set to 1, and the memory shortage status is returned to the buffer reservation request source. Even if the address of the buffer reservation request source is registered in the buffer reservation request source address field, if the number of times the memory shortage status is returned is less than a certain number of times, the number of times the memory shortage status is returned is incremented by 1, and the address of the buffer reservation request source is registered. returns an out-of-memory status. When the memory shortage status is returned to the buffer reservation request source, the counter of the buffer reservation request count unit 3 is set to 0. Note that the on/off state of the debug mode flag 2 is dynamically changed by the operator's console command.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、全ての要求元のメモリ不
足処理を自動的に行なうことにより、人手を必要としな
いため、短時間に効率よく、メモリ不足処理のデバグが
できるという効果がある。
As described above, the present invention automatically performs memory shortage processing for all request sources, thereby eliminating the need for human intervention, and has the advantage that memory shortage processing can be debugged efficiently in a short period of time.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明のプログラムデバグ方式の一実施例の構
成図である。 1−−−−−−バッファ確保管理部、 2・・・・・・デバグモードフラグ、 3−−−−−−バッファ確保要求回数カウント部、4−
−−−−・バッファ確保要求元登録部、51〜5n・・
・・・・バッファ確保要求元。 1曳 埋 人  升埋士 門 原  9.、、((7:
 、″\ニジ 第1図
FIG. 1 is a block diagram of an embodiment of the program debugging method of the present invention. 1-----Buffer reservation management section, 2...Debug mode flag, 3-----Buffer reservation request count section, 4-
-----Buffer reservation request source registration unit, 51 to 5n...
...Buffer reservation request source. 1 Hiki Buried Person Masu Buried Officer Kadohara 9. ,,((7:
,''\Niji Figure 1

Claims (1)

【特許請求の範囲】 動的にメモリスペース管理を行なっている情報処理シス
テムにおいて、 オペレータの指示により、メモリ不足デバモードのオン
/オフを切り換える手段と、 メモリ不足デバグモードオフのときはバッファ確保処理
を行ない、メモリ不足デバグモードオンのときはバッフ
ァ確保要求回数を計数し保存する手段と、 前記バッファ確保要求回数が一定数以内なら通常のバッ
ファ確保処理を行ない、一定数以上のときはバッファ確
保を要求した要求元にメモリが不足したことを示して要
求元のメモリ不足処理を実行させるメモリ不足ステータ
スを返す手段と、一つの要求元ばかり片よってメモリ不
足ステータスを返すことがないように、前記メモリ不足
ステータスを返した要求元を記録しておき、一定回数以
上メモリ不足ステータスを返した要求元には、それ以上
メモリ不足ステータスが返らないようにする要求元登録
手段と、 前記メモリ不足ステータスを返したときメモリ不足処理
を行なわせる要求元をランダムに変化させるために前記
バッファ確保要求回数をゼロにする手段とを有するプロ
グラムデバグ方式。
[Claims] In an information processing system that dynamically manages memory space, there is provided a means for switching on/off an insufficient memory debug mode according to instructions from an operator, and a buffer allocation process when the insufficient memory debug mode is turned off. and means to count and save the number of buffer allocation requests when the memory shortage debug mode is on, and to perform normal buffer allocation processing if the number of buffer allocation requests is within a certain number, and to request buffer allocation if it exceeds a certain number. A means for returning a memory shortage status that indicates a memory shortage to a requested request source and causes the request source to execute memory shortage processing, and a means for returning a memory shortage status to prevent a single request source from returning a memory shortage status unilaterally. A request source registration means for recording a request source that has returned a status, and preventing the request source that has returned a memory shortage status more than a certain number of times from returning the memory shortage status any more; and means for setting the number of buffer reservation requests to zero in order to randomly change a request source for performing memory shortage processing.
JP62101223A 1987-04-23 1987-04-23 Program debugging system Pending JPS63266554A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62101223A JPS63266554A (en) 1987-04-23 1987-04-23 Program debugging system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62101223A JPS63266554A (en) 1987-04-23 1987-04-23 Program debugging system

Publications (1)

Publication Number Publication Date
JPS63266554A true JPS63266554A (en) 1988-11-02

Family

ID=14294898

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62101223A Pending JPS63266554A (en) 1987-04-23 1987-04-23 Program debugging system

Country Status (1)

Country Link
JP (1) JPS63266554A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007121634A1 (en) * 2006-04-21 2007-11-01 Huawei Technologies Co., Ltd. Memory protecting method and system thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007121634A1 (en) * 2006-04-21 2007-11-01 Huawei Technologies Co., Ltd. Memory protecting method and system thereof

Similar Documents

Publication Publication Date Title
CN105579961B (en) Data processing system, operating method and hardware unit for data processing system
DE69233655T2 (en) Microprocessor architecture with the possibility to support several different processors
DE3687805T2 (en) INPUT AND CONTROL SYSTEM IN A VIRTUAL MACHINE SYSTEM.
GB2265734A (en) Free memory cell management system
JPH05127995A (en) Method for securing consistency between pages which are in common with local cache
JPS5812611B2 (en) Data Tensou Seigiyohoushiki
EP0675444A1 (en) Multiple arbitration scheme
JP2821345B2 (en) Asynchronous I / O control method
US6892257B2 (en) Exclusive access control to a processing resource
JPS63266554A (en) Program debugging system
EP0294499A1 (en) Control scheme for segmented buffers based on a shared reference count
JPS593774A (en) Access processing system
US20080209427A1 (en) Hardware Register Access Via Task Tag Id
JPS603229B2 (en) Information processing method
JPS6327936A (en) File management method
JP2526728B2 (en) Disk cache automatic usage method
JP2535584B2 (en) Real memory fixed processing computer
JPH0337748A (en) External storage accessing system utilizing main storage
JP2576934B2 (en) Memory-mapped interrupt method
JPH0426737B2 (en)
JP2825589B2 (en) Bus control method
JP2613931B2 (en) Buffer control method
JP2846789B2 (en) Information processing system having communication processing function between input and output processors
JPH06161864A (en) Object storage managing method
Frenz et al. Parallel ray-tracing with a transactional DSM