JPS63200937U - - Google Patents

Info

Publication number
JPS63200937U
JPS63200937U JP1987093161U JP9316187U JPS63200937U JP S63200937 U JPS63200937 U JP S63200937U JP 1987093161 U JP1987093161 U JP 1987093161U JP 9316187 U JP9316187 U JP 9316187U JP S63200937 U JPS63200937 U JP S63200937U
Authority
JP
Japan
Prior art keywords
synchronization
detection circuit
maximum level
synchronization signal
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987093161U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987093161U priority Critical patent/JPS63200937U/ja
Publication of JPS63200937U publication Critical patent/JPS63200937U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例の同期検出回路のブ
ロツク図、第2図は一実施例の比較回路の動作を
説明するための図、第3図は従来のホツピング無
線機のブロツク図、第4図はホツピング無線機の
動作を説明するためのタイミング図である。 図において、1は高周波増幅器、2は主MIX
回路、3は可変局部発振器、4は中間周波増幅部
、5は検波回路、6はスピーカ、7は同期検出回
路、8―1〜8―4は第1〜第4のMIX回路、
9―1〜9―4は第1〜第4の局部発振器、10
―1〜10―4は第1〜第4の検波回路、11―
1〜11―4は第1〜第4の遅延回路、12は同
期信号発生回路、13は最大レベル検出回路、1
4は比較回路、15は受信機を示している。
FIG. 1 is a block diagram of a synchronization detection circuit according to an embodiment of the present invention, FIG. 2 is a diagram for explaining the operation of a comparison circuit according to an embodiment, and FIG. 3 is a block diagram of a conventional hopping radio device. FIG. 4 is a timing diagram for explaining the operation of the hopping radio device. In the figure, 1 is a high frequency amplifier, 2 is a main MIX
circuit, 3 is a variable local oscillator, 4 is an intermediate frequency amplifier, 5 is a detection circuit, 6 is a speaker, 7 is a synchronization detection circuit, 8-1 to 8-4 are first to fourth MIX circuits,
9-1 to 9-4 are first to fourth local oscillators, 10
-1 to 10-4 are first to fourth detection circuits, 11-
1 to 11-4 are first to fourth delay circuits, 12 is a synchronization signal generation circuit, 13 is a maximum level detection circuit, 1
4 represents a comparison circuit, and 15 represents a receiver.

Claims (1)

【実用新案登録請求の範囲】 複数の周波数帯域からなる同期用電波を検出し
て同期信号を出力する同期検出回路7を備え、前
記同期信号によつてホツピング無線周波数を受信
するホツピング無線機において、 前記同期検出回路7に前記同期用電波中の最大
レベルを検出する最大レベル検出回路13と、該
検出最大レベルとその他の検出レベルを比較し、
レベル差が所定のレベル以上の場合に前記同期信
号の出力を停止する比較回路14とを付設したこ
とを特徴とする周波数ホツピング無線機。
[Claims for Utility Model Registration] A hopping radio device that includes a synchronization detection circuit 7 that detects synchronization radio waves consisting of a plurality of frequency bands and outputs a synchronization signal, and receives a hopping radio frequency using the synchronization signal, A maximum level detection circuit 13 detects the maximum level in the synchronization radio wave in the synchronization detection circuit 7, and compares the detected maximum level with other detection levels,
A frequency hopping radio device characterized in that it is further equipped with a comparison circuit 14 that stops outputting the synchronization signal when the level difference is equal to or higher than a predetermined level.
JP1987093161U 1987-06-16 1987-06-16 Pending JPS63200937U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987093161U JPS63200937U (en) 1987-06-16 1987-06-16

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987093161U JPS63200937U (en) 1987-06-16 1987-06-16

Publications (1)

Publication Number Publication Date
JPS63200937U true JPS63200937U (en) 1988-12-23

Family

ID=30955503

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987093161U Pending JPS63200937U (en) 1987-06-16 1987-06-16

Country Status (1)

Country Link
JP (1) JPS63200937U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10178369A (en) * 1996-12-18 1998-06-30 Nec Corp Receiver

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10178369A (en) * 1996-12-18 1998-06-30 Nec Corp Receiver

Similar Documents

Publication Publication Date Title
US4115738A (en) Digital frequency shift signal demodulator
US4034295A (en) Radio communication system for simultaneous telecommunication between radio stations
US4644524A (en) Simultaneous communication system using time delays
JPS63200937U (en)
IE45187L (en) Frequency detection
US4431990A (en) Selective call communication receiver
JPS60141025A (en) Tone signal generating system in communication equipment
JPS586451U (en) AM receiver
JPS6314501Y2 (en)
US2425020A (en) Interference reducing radio system
JPH0727707Y2 (en) Multiple signal simultaneous reception device
JPH01126642U (en)
JPS52110512A (en) Output signal generation for radio
JPS62175034A (en) Individual selecting calling receiver
JPS5868748U (en) AM receiver
JPS5922546U (en) Muting signal generator
JPS5999554U (en) Radio station frequency shift detection device
JPS5224427A (en) Frequency converter circuit
JPH07183826A (en) Time division simultaneous transmission/reception system
JPS609311U (en) PLL-PLL type demodulation circuit
JPS60112135U (en) switch type receiver
JPS6019251U (en) FM transmitter/receiver
JPS5510211A (en) Signal discrimination circuit
KR960032914A (en) Radio broadcasting receiver
JPS62186526U (en)