JPS6319857Y2 - - Google Patents
Info
- Publication number
- JPS6319857Y2 JPS6319857Y2 JP1984000243U JP24384U JPS6319857Y2 JP S6319857 Y2 JPS6319857 Y2 JP S6319857Y2 JP 1984000243 U JP1984000243 U JP 1984000243U JP 24384 U JP24384 U JP 24384U JP S6319857 Y2 JPS6319857 Y2 JP S6319857Y2
- Authority
- JP
- Japan
- Prior art keywords
- processing
- request
- write
- processing device
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 12
- 230000004044 response Effects 0.000 claims description 12
- 238000001514 detection method Methods 0.000 claims description 8
- 238000010586 diagram Methods 0.000 description 9
- 230000010365 information processing Effects 0.000 description 4
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000004904 shortening Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP24384U JPS59130295U (ja) | 1984-01-05 | 1984-01-05 | システム制御装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP24384U JPS59130295U (ja) | 1984-01-05 | 1984-01-05 | システム制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59130295U JPS59130295U (ja) | 1984-09-01 |
JPS6319857Y2 true JPS6319857Y2 (fr) | 1988-06-02 |
Family
ID=30132004
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP24384U Granted JPS59130295U (ja) | 1984-01-05 | 1984-01-05 | システム制御装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59130295U (fr) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5029136A (fr) * | 1973-07-17 | 1975-03-25 | ||
JPS50140023A (fr) * | 1974-04-26 | 1975-11-10 | ||
JPS5149535A (ja) * | 1974-10-25 | 1976-04-28 | Hitachi Shipbuilding Eng Co | Chosuidamuniokerudenshokuboshihosuikan |
-
1984
- 1984-01-05 JP JP24384U patent/JPS59130295U/ja active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5029136A (fr) * | 1973-07-17 | 1975-03-25 | ||
JPS50140023A (fr) * | 1974-04-26 | 1975-11-10 | ||
JPS5149535A (ja) * | 1974-10-25 | 1976-04-28 | Hitachi Shipbuilding Eng Co | Chosuidamuniokerudenshokuboshihosuikan |
Also Published As
Publication number | Publication date |
---|---|
JPS59130295U (ja) | 1984-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4881163A (en) | Computer system architecture employing cache data line move-out queue buffer | |
US4951193A (en) | Parallel computer with distributed shared memories and distributed task activating circuits | |
EP0149355B1 (fr) | Système de traitement de données à cohérence de données | |
EP0283628B1 (fr) | Circuit interface de bus pour processeur de données numériques | |
US5598550A (en) | Cache controller for processing simultaneous cache accesses | |
EP0303648B1 (fr) | Unite centrale pour systeme informatique numerique comprenant un mecanisme de gestion d'antememoire | |
JPH0576060B2 (fr) | ||
JPS62145340A (ja) | キヤツシユメモリ制御方式 | |
EP0332151A2 (fr) | Dispositif de commande d'accès direct de mémoire | |
JPH0532775B2 (fr) | ||
JPH0319976B2 (fr) | ||
JPH04336641A (ja) | 処理システムにおける使用のためのデータキャッシュおよび方法 | |
JPS6319857Y2 (fr) | ||
JPS63208151A (ja) | デジタルデータ処理システムのプロセッサと特殊命令プロセッサの間のインターフェイス | |
US4737908A (en) | Buffer memory control system | |
JPS6230108Y2 (fr) | ||
JPS6319856Y2 (fr) | ||
JPS6319855Y2 (fr) | ||
EP0271187B1 (fr) | Gestion d'antémémoires d'instructions et de données séparées | |
JPS6329297B2 (fr) | ||
US5440696A (en) | Data processing device for reducing the number of internal bus lines | |
EP0287844A2 (fr) | Circuit d'antémémoire à mémoires à accès double | |
EP0302926B1 (fr) | Circuit de generation de signaux de commande pour unite arithmetique et logique pour un processeur numerique | |
JPS6131495B2 (fr) | ||
CA1300275C (fr) | Logique de commande de destination pour unite arithmetique et logique de processeur de donnes numeriques |