JPS6318898B2 - - Google Patents
Info
- Publication number
- JPS6318898B2 JPS6318898B2 JP3795881A JP3795881A JPS6318898B2 JP S6318898 B2 JPS6318898 B2 JP S6318898B2 JP 3795881 A JP3795881 A JP 3795881A JP 3795881 A JP3795881 A JP 3795881A JP S6318898 B2 JPS6318898 B2 JP S6318898B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- counter
- programmable
- input
- prescaler
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/667—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by switching the base during a counting cycle
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3795881A JPS57152732A (en) | 1981-03-18 | 1981-03-18 | Swallow counter |
US06/345,532 US4468797A (en) | 1981-02-13 | 1982-02-03 | Swallow counters |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3795881A JPS57152732A (en) | 1981-03-18 | 1981-03-18 | Swallow counter |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57152732A JPS57152732A (en) | 1982-09-21 |
JPS6318898B2 true JPS6318898B2 (enrdf_load_stackoverflow) | 1988-04-20 |
Family
ID=12512061
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3795881A Granted JPS57152732A (en) | 1981-02-13 | 1981-03-18 | Swallow counter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57152732A (enrdf_load_stackoverflow) |
-
1981
- 1981-03-18 JP JP3795881A patent/JPS57152732A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57152732A (en) | 1982-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5280539A (en) | Synchronous circuit for serial input signal | |
CA1173917A (en) | Digital frequency divider suitable for a frequency synthesizer | |
US6157690A (en) | Digital PLL circuit | |
US4264863A (en) | Pulse swallow type programmable frequency dividing circuit | |
US4468797A (en) | Swallow counters | |
US4354124A (en) | Digital phase comparator circuit | |
USRE32605E (en) | Frequency divider | |
US4991187A (en) | High speed prescaler | |
US5230013A (en) | PLL-based precision phase shifting at CMOS levels | |
WO1990008428A1 (en) | High speed prescaler | |
US5214682A (en) | High resolution digitally controlled oscillator | |
US5095232A (en) | Timing signal delay circuit with high resolution or accuracy | |
US5339278A (en) | Method and apparatus for standby recovery in a phase locked loop | |
US5563531A (en) | Digital phase comparator | |
JP3523362B2 (ja) | クロック回路及びこれを用いたプロセッサ | |
JPS6318898B2 (enrdf_load_stackoverflow) | ||
JPH0548433A (ja) | 多段分周器 | |
JPS6321364B2 (enrdf_load_stackoverflow) | ||
US4081755A (en) | Baud rate generator utilizing single clock source | |
JP2651688B2 (ja) | ディジタルpll回路 | |
CA1199689A (en) | Phase locked loop variable oscillator with switched capacitors | |
JP2582774B2 (ja) | 半導体集積回路装置及びpll回路 | |
KR20020009228A (ko) | 듀얼-모듈러스 프로그램가능한 주파수 카운터 | |
US4584538A (en) | Modulus control loop | |
JPS6138887B2 (enrdf_load_stackoverflow) |