JPS63164782U - - Google Patents
Info
- Publication number
- JPS63164782U JPS63164782U JP5760387U JP5760387U JPS63164782U JP S63164782 U JPS63164782 U JP S63164782U JP 5760387 U JP5760387 U JP 5760387U JP 5760387 U JP5760387 U JP 5760387U JP S63164782 U JPS63164782 U JP S63164782U
- Authority
- JP
- Japan
- Prior art keywords
- display
- date
- key
- calendar
- dates
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 5
- RRLHMJHRFMHVNM-BQVXCWBNSA-N [(2s,3r,6r)-6-[5-[5-hydroxy-3-(4-hydroxyphenyl)-4-oxochromen-7-yl]oxypentoxy]-2-methyl-3,6-dihydro-2h-pyran-3-yl] acetate Chemical compound C1=C[C@@H](OC(C)=O)[C@H](C)O[C@H]1OCCCCCOC1=CC(O)=C2C(=O)C(C=3C=CC(O)=CC=3)=COC2=C1 RRLHMJHRFMHVNM-BQVXCWBNSA-N 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
Landscapes
- Electric Clocks (AREA)
Description
第１図は、本考案の一実施例の回路構成を示す
ブロツク図、第２図ａ，ｂは、ＲＡＭ５の主要部
を示す構成図、第３図は、本実施例の全体的な動
作の流れを示すフローチヤート、第４図は、キー
処理の動作の詳細を示すフローチヤート、第５図
は、透明キーの構成及び表示動作を説明する図、
第６図は、各モードの表示動作を説明する図、第
７図は、計時処理の動作を示すフローチヤート、
第８図は、時計モードの表示動作を示す図である
。
２……表示部、２ａ……表示バツフア、３……
ＲＯＭ、４……ＲＯＭアドレス制御部、５……Ｒ
ＡＭ、６……インストラグシヨンデコーダ、７…
…演算回路、９……発振器、１１……キー入力部
、１２……分周回路、２１……日付キー、２２…
…ＶＡＣキー、Ｆ，Ｍ……モードフラグ、ＭＤ１
〜ＭＤ１２……日付データ記憶域、ＤＲ……日付
データレジスタ、Ｓ１〜Ｓ４……キー。
FIG. 1 is a block diagram showing the circuit configuration of an embodiment of the present invention, FIGS. 2a and 2b are block diagrams showing the main parts of the RAM 5, and FIG. Flowchart showing the flow; FIG. 4 is a flowchart showing details of key processing operation; FIG. 5 is a diagram explaining transparent key configuration and display operation;
FIG. 6 is a diagram explaining the display operation of each mode, FIG. 7 is a flowchart showing the operation of time measurement processing,
FIG. 8 is a diagram showing the display operation in clock mode. 2...display section, 2a...display buffer, 3...
ROM, 4...ROM address control section, 5...R
AM, 6...Instruction decoder, 7...
... Arithmetic circuit, 9 ... Oscillator, 11 ... Key input section, 12 ... Frequency division circuit, 21 ... Date key, 22 ...
...VAC key, F, M...Mode flag, MD 1
~ MD12 ...Date data storage area, DR...Date data register, S1 ~ S4 ...Key.
Claims (1)
上部に透明キーが覆設された日付入力手段と、 複数の表示モードの中から１つの表示モードを
選択する選択手段と、該選択手段により選択され
た所定のモードの時に、前記日付入力手段の透明
キーにより２つの日付が指示された場合、その指
示された２つの日付の間に含まれる期間を休日と
して記憶する記憶手段とを備えたことを特徴とす
るカレンダ表示装置。[Claims for Utility Model Registration] A date input means in which a transparent key is covered at the top of each of a plurality of date display bodies that display each date of each month, and one display mode selected from among a plurality of display modes. and when two dates are specified by the transparent key of the date input means when in a predetermined mode selected by the selection means, the period included between the two specified dates is set as a holiday. What is claimed is: 1. A calendar display device comprising: storage means for storing data as a calendar.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5760387U JPS63164782U (en) | 1987-04-15 | 1987-04-15 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5760387U JPS63164782U (en) | 1987-04-15 | 1987-04-15 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63164782U true JPS63164782U (en) | 1988-10-27 |
Family
ID=30887463
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5760387U Pending JPS63164782U (en) | 1987-04-15 | 1987-04-15 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63164782U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| USRE44925E1 (en) | 1995-01-31 | 2014-06-03 | Transcenic, Inc. | Spatial referenced photographic system with navigation arrangement |
-
1987
- 1987-04-15 JP JP5760387U patent/JPS63164782U/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| USRE44925E1 (en) | 1995-01-31 | 2014-06-03 | Transcenic, Inc. | Spatial referenced photographic system with navigation arrangement |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01102894U (en) | ||
| JPS63164782U (en) | ||
| JPH02143640U (en) | ||
| JPS63164781U (en) | ||
| JPS63137892U (en) | ||
| JPS63163490U (en) | ||
| JPS63138582U (en) | ||
| JPS63137893U (en) | ||
| JPS63163492U (en) | ||
| JPS63139655U (en) | ||
| JPH0360099U (en) | ||
| JPS6366876U (en) | ||
| JPH025199U (en) | ||
| JPH022758U (en) | ||
| JPH0179151U (en) | ||
| JPS60130481U (en) | Electronic equipment with scheduler | |
| JPS62120771U (en) | ||
| JPH01177640U (en) | ||
| JPS6363859U (en) | ||
| JPH0615313Y2 (en) | Data storage device | |
| JPS6363868U (en) | ||
| JPS63148895U (en) | ||
| JPH0328488U (en) | ||
| JPH0214155U (en) | ||
| JPS62179665U (en) |