JPS63164239U - - Google Patents

Info

Publication number
JPS63164239U
JPS63164239U JP1987057646U JP5764687U JPS63164239U JP S63164239 U JPS63164239 U JP S63164239U JP 1987057646 U JP1987057646 U JP 1987057646U JP 5764687 U JP5764687 U JP 5764687U JP S63164239 U JPS63164239 U JP S63164239U
Authority
JP
Japan
Prior art keywords
hole
frame
wiring board
thermally conductive
back surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987057646U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987057646U priority Critical patent/JPS63164239U/ja
Publication of JPS63164239U publication Critical patent/JPS63164239U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
JP1987057646U 1987-04-15 1987-04-15 Pending JPS63164239U (US07179912-20070220-C00144.png)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987057646U JPS63164239U (US07179912-20070220-C00144.png) 1987-04-15 1987-04-15

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987057646U JPS63164239U (US07179912-20070220-C00144.png) 1987-04-15 1987-04-15

Publications (1)

Publication Number Publication Date
JPS63164239U true JPS63164239U (US07179912-20070220-C00144.png) 1988-10-26

Family

ID=30887549

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987057646U Pending JPS63164239U (US07179912-20070220-C00144.png) 1987-04-15 1987-04-15

Country Status (1)

Country Link
JP (1) JPS63164239U (US07179912-20070220-C00144.png)

Similar Documents

Publication Publication Date Title
JPS63164239U (US07179912-20070220-C00144.png)
JPH0270447U (US07179912-20070220-C00144.png)
JPS6333665U (US07179912-20070220-C00144.png)
JPS63187330U (US07179912-20070220-C00144.png)
JPH0247062U (US07179912-20070220-C00144.png)
JPS6371570U (US07179912-20070220-C00144.png)
JPS59171350U (ja) 半導体素子の実装構造
JPS6316455U (US07179912-20070220-C00144.png)
JPH03101529U (US07179912-20070220-C00144.png)
JPS63115233U (US07179912-20070220-C00144.png)
JPS62112144U (US07179912-20070220-C00144.png)
JPH03120052U (US07179912-20070220-C00144.png)
JPS63174460U (US07179912-20070220-C00144.png)
JPH01176946U (US07179912-20070220-C00144.png)
JPS58195445U (ja) 半導体集積回路パツケ−ジ
JPS6416636U (US07179912-20070220-C00144.png)
JPS63147831U (US07179912-20070220-C00144.png)
JPH0220349U (US07179912-20070220-C00144.png)
JPS5881940U (ja) 半導体素子の取付構造
JPH0351868U (US07179912-20070220-C00144.png)
JPS62162848U (US07179912-20070220-C00144.png)
JPS6240884U (US07179912-20070220-C00144.png)
JPS6424835U (US07179912-20070220-C00144.png)
JPH03117839U (US07179912-20070220-C00144.png)
JPS606231U (ja) 混成集積回路の構造