JPS631484Y2 - - Google Patents
Info
- Publication number
- JPS631484Y2 JPS631484Y2 JP1978115950U JP11595078U JPS631484Y2 JP S631484 Y2 JPS631484 Y2 JP S631484Y2 JP 1978115950 U JP1978115950 U JP 1978115950U JP 11595078 U JP11595078 U JP 11595078U JP S631484 Y2 JPS631484 Y2 JP S631484Y2
- Authority
- JP
- Japan
- Prior art keywords
- data
- input terminal
- latch
- signal
- supplied
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Superheterodyne Receivers (AREA)
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1978115950U JPS631484Y2 (pm) | 1978-08-22 | 1978-08-22 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1978115950U JPS631484Y2 (pm) | 1978-08-22 | 1978-08-22 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5531397U JPS5531397U (pm) | 1980-02-29 |
| JPS631484Y2 true JPS631484Y2 (pm) | 1988-01-14 |
Family
ID=29068047
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1978115950U Expired JPS631484Y2 (pm) | 1978-08-22 | 1978-08-22 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS631484Y2 (pm) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS51128211A (en) * | 1975-04-30 | 1976-11-09 | Toshiba Corp | Synthesizer for receiver |
-
1978
- 1978-08-22 JP JP1978115950U patent/JPS631484Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5531397U (pm) | 1980-02-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0458269B1 (en) | Phase-locked loop circuit | |
| US4546330A (en) | Phase-locked loop circuit | |
| US4236251A (en) | Frequency synthesizer receiver having memory for storing frequency data | |
| US4264863A (en) | Pulse swallow type programmable frequency dividing circuit | |
| US4316151A (en) | Phase locked loop frequency synthesizer using multiple dual modulus prescalers | |
| GB2183948A (en) | Phase-locked loop | |
| JPH0879074A (ja) | フェーズ・ロックド・ループ回路 | |
| WO1981002372A1 (en) | Improved divider with dual modulus prescaler | |
| JPS631484Y2 (pm) | ||
| EP0553748A2 (en) | Divider synchronization circuit | |
| JP2841989B2 (ja) | 周波数合成器を待機モードにする方法およびその装置 | |
| JPS6129577B2 (pm) | ||
| US4382694A (en) | Timepiece circuit for compensating time lag joined with reset releasing | |
| US4278903A (en) | Phase comparison circuit | |
| JPH0693628B2 (ja) | Pllロツク検出回路 | |
| JP3469827B2 (ja) | Pll回路 | |
| JP2001144609A (ja) | Pllシンセサイザ回路 | |
| JPS6233400Y2 (pm) | ||
| JPS5926669Y2 (ja) | 電子式チュ−ナ | |
| JPS6138887B2 (pm) | ||
| JPS5951788B2 (ja) | 位相比較装置 | |
| JPS5784625A (en) | Phase synchronizing oscillator | |
| SU403008A1 (ru) | Устройство импульсно-фазовой автоподстройки | |
| JPH028438Y2 (pm) | ||
| JPH0321076Y2 (pm) |