JPS6261102A - Executing method for program in programmable controller - Google Patents

Executing method for program in programmable controller

Info

Publication number
JPS6261102A
JPS6261102A JP20223585A JP20223585A JPS6261102A JP S6261102 A JPS6261102 A JP S6261102A JP 20223585 A JP20223585 A JP 20223585A JP 20223585 A JP20223585 A JP 20223585A JP S6261102 A JPS6261102 A JP S6261102A
Authority
JP
Japan
Prior art keywords
memory area
program
location
address
load instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP20223585A
Other languages
Japanese (ja)
Inventor
Kenji Hara
憲二 原
Toru Shigeoka
重岡 徹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yaskawa Electric Corp
Original Assignee
Yaskawa Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yaskawa Electric Manufacturing Co Ltd filed Critical Yaskawa Electric Manufacturing Co Ltd
Priority to JP20223585A priority Critical patent/JPS6261102A/en
Publication of JPS6261102A publication Critical patent/JPS6261102A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To execute the contents of a hardware without changing the contents by accessing the leading address in a fixed memory area, executing a program transferred to a variable memory area if a LOAD instruction exists, and in case of the absence of the LOAD instruction, executing the program located after the leading address of the variable memory area. CONSTITUTION:The variable memory area of a CMOS is set up to locations 4000-7999 and the fixed memory area of a PROM is set up to the location 8000 and after. Locations 0-3999 are assigned to a memory area of a PC system body. Since a ladder of a PC is usually started by the LOAD instruction, a central processing part of the PC accesses the location 8000 at first, and when the LOAD instruction exists, the contents existing in the location 8000 and after the transferred to the location 4000 and after to execute the program in the location 4000 and after. When no LOAD instruction exists, the program in the location 4000 and after is executed as it is.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、プログラマブルコントローラ(以下PCと略
す)のプログラム実行方法に関し、さらに詳しくは、 
 PROMモジュールに格納されたンーケンスプログラ
ムの実行を容易にするものである。
[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to a program execution method for a programmable controller (hereinafter abbreviated as PC), and more specifically,
This facilitates the execution of sequence programs stored in PROM modules.

〔従来の技術〕[Conventional technology]

PCのプログラムは通常、可変であり、 (2K)S−
RA〜1′8=の可変メモリに格納されるが、特定の場
合には、PROM等の固定メモリに格納するように要求
されることがある。
PC programs are usually variable, (2K)S-
It is stored in a variable memory of RA~1'8=, but in certain cases it may be required to be stored in a fixed memory such as PROM.

このため、従来では、PC本体にソケットを設けるとと
もに、CMOSメモリモジュールと。
For this reason, in the past, a socket was provided in the PC body and a CMOS memory module was installed.

PROMメモリモジュールの2種のメモリモジュールを
用意しておき、これを必要に応じて前記ソケットに差し
替えることが行なわれている。
Two types of memory modules, PROM memory modules, are prepared and replaced with the socket as needed.

〔発明が解決しようとする問題1点〕 ところが、このような従来例では、リロケータブルでな
い(8F)00番地に入っていたプ1コゲラムを900
0番地に入れても動作しない)場合(例えば、ザイログ
社280がこれに該当する。
[One problem to be solved by the invention] However, in such a conventional example, the P1cogelum located at address 00 (8F), which is not relocatable, is transferred to 900.
(For example, Zilog Corporation 280 falls under this case.)

これに対し、インテル社8086は動作する)は。On the other hand, Intel 8086 works).

第3図に示すように、FROMメモリの内容とCMOS
メモリの内容を同じメモリ空間に格納せねばならないの
で、アドレスの切替えその他のハードウェアの変更が必
要になる。
As shown in Figure 3, the contents of FROM memory and CMOS
Since the contents of the memory must be stored in the same memory space, address switching and other hardware changes are required.

本発明は、このような問題点を解決し、単にソケットに
PROMを差し込むだけでFROMプログラムの実行を
可能にできる方法を提供することを目的とするものであ
る。
SUMMARY OF THE INVENTION An object of the present invention is to provide a method that solves these problems and makes it possible to execute a FROM program simply by inserting a PROM into a socket.

〔問題点を解決するための手段〕[Means for solving problems]

本発明では、可変メモリエリアと固定メモリエリアが重
複しないように分割して設定し、プログラマブルコント
ローラの中央処理部は、まず固定メモリエリアの筆頭番
地を呼出し、rLOAD命令」があれば、その番地以降
の内容を可変メモリエリアに転送し、しかるのちにその
可変メモリエリアに転送されたプログラムを実行し、r
LOAD命令」がなければ、 ’D]変メセメモリエリ
ア頭番地以降のプログラムを実行するようにするもので
ある。
In the present invention, the variable memory area and the fixed memory area are divided and set so that they do not overlap, and the central processing unit of the programmable controller first calls the first address of the fixed memory area, and if there is an "rLOAD" command, then the The contents of r are transferred to a variable memory area, and the program transferred to the variable memory area is then executed.
If there is no ``LOAD instruction'', the program is executed starting from the first address of the 'D] variable memory area.

〔作 用〕[For production]

これによって、シーケンスが固定されたFROMモンユ
ールをソケットに挿入するだけで、ハードウェアの変更
を要することなく、その内容を実行することができる。
As a result, simply by inserting a FROM module with a fixed sequence into a socket, its contents can be executed without changing the hardware.

〔実施例〕〔Example〕

第1図に本発明のアルゴリズム、第2図にそのメモリエ
リアを示す。
FIG. 1 shows the algorithm of the present invention, and FIG. 2 shows its memory area.

CMO8の可変メモリエリアが4000番地から799
9番地に設定され、FROMの固定メモリエリアが80
00番地以降に設定される。
The variable memory area of CMO8 is from address 4000 to 799.
It is set to address 9, and the fixed memory area of FROM is 80.
It is set after address 00.

0番地から3999番地までは、PCシステム本体のメ
モリエリアとする。以下に述べる中央処理装置の処理は
、このPCシステム本体のメモリエリアにプ「1グラム
された命令に基づいて実行される。
Addresses 0 to 3999 are the memory area of the PC system body. The processing of the central processing unit described below is executed based on instructions programmed into the memory area of the main body of this PC system.

さて1通常、PCのラダーはrLOAD命令」で始まる
ので、PCの中央処理部はまず8000番地を呼出し、
  rLOAD命令」があれば、 8000番地以降の
内容を4000番地以降に転送し、しかるのちにその4
000番地以降のプログラムを実行する。
Now, 1. Normally, the PC ladder starts with the rLOAD command, so the PC's central processing unit first calls address 8000,
rLOAD command, the contents from address 8000 onwards are transferred to address 4000 onwards, and then
Execute the program starting from address 000.

rl−○ノXD命令」がなければ、4000番地以降の
プログラムをそのまま実行する。
If there is no "rl-XD instruction", the program from address 4000 onward is executed as is.

〔発明の効果〕〔Effect of the invention〕

以上述べたように1本発明によれば、ハードウェアの変
更なく、PROMモジュールをソケット等に差し込むだ
けでFROMの固定シーケンスプログラムを実行できる
大きな効果がある。
As described above, according to one aspect of the present invention, there is a great effect that the fixed sequence program of the FROM can be executed simply by inserting the PROM module into a socket or the like without changing the hardware.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明のアルゴリズム、第2図は本発明ツメモ
リマツプ、第3図はアドレスの切替えが必要であったこ
とを示す従来のメモリマツプである。
FIG. 1 shows an algorithm of the present invention, FIG. 2 shows a memory map of the present invention, and FIG. 3 shows a conventional memory map showing that address switching is necessary.

Claims (1)

【特許請求の範囲】 可変メモリモジュールと、固定メモリモジュールを差し
替えられる型式のプログラマブルコントローラにおいて
、 可変メモリエリアと固定メモリエリアが重複しないよう
に分割して設定し、 プログラマブルコントローラの中央処理部は、まず固定
メモリエリアの筆頭番地を呼出し、「LOAD命令」が
あれば、その番地以降の内容を可変メモリエリアに転送
し、しかるのちにその可変メモリエリアに転送されたプ
ログラムを実行し、 「LOAD命令」がなければ、可変メモリエリアの筆頭
番地以降のプログラムを実行することを特徴とするプロ
グラマブルコントローラのプログラム実行方法。
[Claims] In a programmable controller of a type in which a variable memory module and a fixed memory module can be replaced, the variable memory area and the fixed memory area are divided and set so as not to overlap, and the central processing unit of the programmable controller first performs the following steps: Calls the first address of the fixed memory area, and if there is a "LOAD command", transfers the contents from that address to the variable memory area, then executes the program transferred to the variable memory area, and then issues the "LOAD command". 1. A program execution method for a programmable controller, characterized in that if there is no program, a program starting from the first address of a variable memory area is executed.
JP20223585A 1985-09-11 1985-09-11 Executing method for program in programmable controller Pending JPS6261102A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20223585A JPS6261102A (en) 1985-09-11 1985-09-11 Executing method for program in programmable controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20223585A JPS6261102A (en) 1985-09-11 1985-09-11 Executing method for program in programmable controller

Publications (1)

Publication Number Publication Date
JPS6261102A true JPS6261102A (en) 1987-03-17

Family

ID=16454192

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20223585A Pending JPS6261102A (en) 1985-09-11 1985-09-11 Executing method for program in programmable controller

Country Status (1)

Country Link
JP (1) JPS6261102A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57185507A (en) * 1981-05-11 1982-11-15 Sharp Corp Sequence controller
JPS5917641A (en) * 1982-07-22 1984-01-28 Yamatake Honeywell Co Ltd Device for switching program of programmable sequence controller

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57185507A (en) * 1981-05-11 1982-11-15 Sharp Corp Sequence controller
JPS5917641A (en) * 1982-07-22 1984-01-28 Yamatake Honeywell Co Ltd Device for switching program of programmable sequence controller

Similar Documents

Publication Publication Date Title
JPS63101931A (en) Program control system
JPS6261102A (en) Executing method for program in programmable controller
JPH043205A (en) Data access system
JPS61182163A (en) Program expanding system
JPS6168643A (en) Extension system for interpreter type language function
JPS63247837A (en) Exception processing system
JPS62221059A (en) Central processing unit
JPS61229150A (en) System for controlling access to shared memory
JPH0497425A (en) Program control system
JPH02181831A (en) Program control method
JPS628230A (en) Program specialization system
JPH03182945A (en) Transfer system for data in main storage
JPS63245722A (en) Load module linking system
JPS63253458A (en) Address converting circuit
JPS63228249A (en) Program loading system
JPS63244155A (en) Memory device
JPH04287133A (en) Monitor debugging method
JPH02196330A (en) Computer system
JPH0239242A (en) Temporary work area allocation system for electronic computer system
JPS63120340A (en) Data processor
JPS6354649A (en) Input/output controller
JPH01149130A (en) High speed program activation system
JPH04266126A (en) Control system for subroutine call
JPH0454548A (en) Memory check system for computer system
JPS6288036A (en) Microprogram controller