JPS6260848B2 - - Google Patents

Info

Publication number
JPS6260848B2
JPS6260848B2 JP54004973A JP497379A JPS6260848B2 JP S6260848 B2 JPS6260848 B2 JP S6260848B2 JP 54004973 A JP54004973 A JP 54004973A JP 497379 A JP497379 A JP 497379A JP S6260848 B2 JPS6260848 B2 JP S6260848B2
Authority
JP
Japan
Prior art keywords
impedance
mixing
signal
load
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54004973A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5597767A (en
Inventor
Hitoshi Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to JP497379A priority Critical patent/JPS5597767A/ja
Publication of JPS5597767A publication Critical patent/JPS5597767A/ja
Publication of JPS6260848B2 publication Critical patent/JPS6260848B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M1/00Substation equipment, e.g. for use by subscribers
    • H04M1/58Anti-side-tone circuits
    • H04M1/585Anti-side-tone circuits implemented without inductive element

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)
  • Signal Processing Not Specific To The Method Of Recording And Reproducing (AREA)
JP497379A 1979-01-19 1979-01-19 Mixing adder-subtracter circuit Granted JPS5597767A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP497379A JPS5597767A (en) 1979-01-19 1979-01-19 Mixing adder-subtracter circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP497379A JPS5597767A (en) 1979-01-19 1979-01-19 Mixing adder-subtracter circuit

Publications (2)

Publication Number Publication Date
JPS5597767A JPS5597767A (en) 1980-07-25
JPS6260848B2 true JPS6260848B2 (en, 2012) 1987-12-18

Family

ID=11598533

Family Applications (1)

Application Number Title Priority Date Filing Date
JP497379A Granted JPS5597767A (en) 1979-01-19 1979-01-19 Mixing adder-subtracter circuit

Country Status (1)

Country Link
JP (1) JPS5597767A (en, 2012)

Also Published As

Publication number Publication date
JPS5597767A (en) 1980-07-25

Similar Documents

Publication Publication Date Title
CA1170189A (en) Microphone output transmission circuit
US4359609A (en) Circuit with feedback for controlling the impedance thereof
US3180947A (en) Electronic bridge hybrid circuit
US4287393A (en) Transmission bridge for a subscriber's circuit
US3480742A (en) Hybrid circuit
US3624536A (en) High-dynamic-range amplifier
US4081622A (en) Electronic circuit for a speakerphone
US4178482A (en) Automatic gain control circuit and system for using same
US4012590A (en) Circuit arrangement for two-wire full duplex data transmission
JPS6260848B2 (en, 2012)
US4412353A (en) Mixing circuit
DE69216324D1 (de) Verstärkereinrichtung für ein Kabelfernseh-Verteilungsnetz
US3443237A (en) Balanced to unbalanced transistor amplifier
US4346267A (en) Hybrid circuit
JPS62173864U (en, 2012)
US4031331A (en) Telephone speech network
JPH01246909A (ja) ノッチフィルタによる減衰の補償回路
KR890002374Y1 (ko) 키시스템의 하이브리드 회로
JPH0736196B2 (ja) 複素数加重係数を有する加算増幅器およびそのような加算増幅器を備えたインターフェイス
JPS6126740B2 (en, 2012)
JPS58117707A (ja) 共通モ−ド信号の低減回路
US3818140A (en) Telephone line receiver and transmitter
SU1140252A1 (ru) Дифференциальное переходное устройство
JPS61129951A (ja) 自動防側音回路
SU1046912A1 (ru) Активный @ -фильтр нижних частот