JPS6253100B2 - - Google Patents
Info
- Publication number
- JPS6253100B2 JPS6253100B2 JP56039121A JP3912181A JPS6253100B2 JP S6253100 B2 JPS6253100 B2 JP S6253100B2 JP 56039121 A JP56039121 A JP 56039121A JP 3912181 A JP3912181 A JP 3912181A JP S6253100 B2 JPS6253100 B2 JP S6253100B2
- Authority
- JP
- Japan
- Prior art keywords
- frame
- flop
- flip
- synchronization
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012544 monitoring process Methods 0.000 claims description 9
- 238000001514 detection method Methods 0.000 claims description 4
- 108700012361 REG2 Proteins 0.000 description 13
- 101150108637 REG2 gene Proteins 0.000 description 13
- 101100120298 Rattus norvegicus Flot1 gene Proteins 0.000 description 13
- 101100412403 Rattus norvegicus Reg3b gene Proteins 0.000 description 13
- 102100023882 Endoribonuclease ZC3H12A Human genes 0.000 description 7
- 101710112715 Endoribonuclease ZC3H12A Proteins 0.000 description 7
- QGVYYLZOAMMKAH-UHFFFAOYSA-N pegnivacogin Chemical compound COCCOC(=O)NCCCCC(NC(=O)OCCOC)C(=O)NCCCCCCOP(=O)(O)O QGVYYLZOAMMKAH-UHFFFAOYSA-N 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 5
- 230000001360 synchronised effect Effects 0.000 description 3
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/042—Detectors therefor, e.g. correlators, state machines
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56039121A JPS57152749A (en) | 1981-03-18 | 1981-03-18 | Synchronous detecting circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56039121A JPS57152749A (en) | 1981-03-18 | 1981-03-18 | Synchronous detecting circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57152749A JPS57152749A (en) | 1982-09-21 |
| JPS6253100B2 true JPS6253100B2 (zh) | 1987-11-09 |
Family
ID=12544256
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56039121A Granted JPS57152749A (en) | 1981-03-18 | 1981-03-18 | Synchronous detecting circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57152749A (zh) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6270899U (zh) * | 1985-10-24 | 1987-05-06 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60114052A (ja) * | 1983-11-25 | 1985-06-20 | Ando Electric Co Ltd | デ−タの比較判定装置 |
-
1981
- 1981-03-18 JP JP56039121A patent/JPS57152749A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6270899U (zh) * | 1985-10-24 | 1987-05-06 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57152749A (en) | 1982-09-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4506372A (en) | Method and apparatus for recognizing in a receiver the start of a telegram signal consisting of a bit impulse sequence | |
| JPH055711Y2 (zh) | ||
| US4592072A (en) | Decoder for self-clocking serial data communications | |
| JPH0459819B2 (zh) | ||
| US4234897A (en) | DC Free encoding for data transmission | |
| JPS6226103B2 (zh) | ||
| GB1578635A (en) | Dc free encoding for data transmission system | |
| US4404675A (en) | Frame detection and synchronization system for high speed digital transmission systems | |
| JPH02141972A (ja) | デジタルデータの同期検出のための方法及び装置 | |
| USRE31311E (en) | DC Free encoding for data transmission system | |
| US4500871A (en) | Method for coding binary data and a device decoding coded data | |
| US4481648A (en) | Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks | |
| US6772021B1 (en) | Digital audio data receiver without synchronized clock generator | |
| US5191655A (en) | Interface arrangement for facilitating data communication between a computer and peripherals | |
| JP2812665B2 (ja) | 通信網のデータ衝突検出回路および検出方法 | |
| US4680765A (en) | Autosync circuit for error correcting block decoders | |
| US4551720A (en) | Packet switching system | |
| JPS6253100B2 (zh) | ||
| JP2951992B2 (ja) | 特に自動車のための通信ネットワークのステーション間の情報伝送方法および装置 | |
| JPH0457261B2 (zh) | ||
| JP2948245B2 (ja) | 通信ネットワーク局のための送受信同期化装置 | |
| US4437086A (en) | Limited look-ahead means | |
| US5148450A (en) | Digital phase-locked loop | |
| JP2752654B2 (ja) | スクランブル化符号のデータ伝送方式 | |
| JP3412927B2 (ja) | フレーム同期回路 |