JPS6253100B2 - - Google Patents

Info

Publication number
JPS6253100B2
JPS6253100B2 JP56039121A JP3912181A JPS6253100B2 JP S6253100 B2 JPS6253100 B2 JP S6253100B2 JP 56039121 A JP56039121 A JP 56039121A JP 3912181 A JP3912181 A JP 3912181A JP S6253100 B2 JPS6253100 B2 JP S6253100B2
Authority
JP
Japan
Prior art keywords
frame
flop
flip
synchronization
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56039121A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57152749A (en
Inventor
Masashi Hirome
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56039121A priority Critical patent/JPS57152749A/ja
Publication of JPS57152749A publication Critical patent/JPS57152749A/ja
Publication of JPS6253100B2 publication Critical patent/JPS6253100B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/042—Detectors therefor, e.g. correlators, state machines

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56039121A 1981-03-18 1981-03-18 Synchronous detecting circuit Granted JPS57152749A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56039121A JPS57152749A (en) 1981-03-18 1981-03-18 Synchronous detecting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56039121A JPS57152749A (en) 1981-03-18 1981-03-18 Synchronous detecting circuit

Publications (2)

Publication Number Publication Date
JPS57152749A JPS57152749A (en) 1982-09-21
JPS6253100B2 true JPS6253100B2 (enEXAMPLES) 1987-11-09

Family

ID=12544256

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56039121A Granted JPS57152749A (en) 1981-03-18 1981-03-18 Synchronous detecting circuit

Country Status (1)

Country Link
JP (1) JPS57152749A (enEXAMPLES)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6270899U (enEXAMPLES) * 1985-10-24 1987-05-06

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60114052A (ja) * 1983-11-25 1985-06-20 Ando Electric Co Ltd デ−タの比較判定装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6270899U (enEXAMPLES) * 1985-10-24 1987-05-06

Also Published As

Publication number Publication date
JPS57152749A (en) 1982-09-21

Similar Documents

Publication Publication Date Title
US4506372A (en) Method and apparatus for recognizing in a receiver the start of a telegram signal consisting of a bit impulse sequence
JPH055711Y2 (enEXAMPLES)
US4592072A (en) Decoder for self-clocking serial data communications
JPH0459819B2 (enEXAMPLES)
US4234897A (en) DC Free encoding for data transmission
GB1578635A (en) Dc free encoding for data transmission system
US4404675A (en) Frame detection and synchronization system for high speed digital transmission systems
USRE31311E (en) DC Free encoding for data transmission system
JPH02141972A (ja) デジタルデータの同期検出のための方法及び装置
US4500871A (en) Method for coding binary data and a device decoding coded data
US4481648A (en) Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks
US6772021B1 (en) Digital audio data receiver without synchronized clock generator
US5191655A (en) Interface arrangement for facilitating data communication between a computer and peripherals
US4234953A (en) Error density detector
JP2812665B2 (ja) 通信網のデータ衝突検出回路および検出方法
US4551720A (en) Packet switching system
US4680765A (en) Autosync circuit for error correcting block decoders
JPS6253100B2 (enEXAMPLES)
JP2951992B2 (ja) 特に自動車のための通信ネットワークのステーション間の情報伝送方法および装置
JPH0457261B2 (enEXAMPLES)
US3988580A (en) Storage of information
JP2948245B2 (ja) 通信ネットワーク局のための送受信同期化装置
RU2043652C1 (ru) Устройство для сопряжения эвм с каналом связи
US4437086A (en) Limited look-ahead means
JPS62141875A (ja) 復号誤り伝播防止方式