JPS6235313B2 - - Google Patents

Info

Publication number
JPS6235313B2
JPS6235313B2 JP52151473A JP15147377A JPS6235313B2 JP S6235313 B2 JPS6235313 B2 JP S6235313B2 JP 52151473 A JP52151473 A JP 52151473A JP 15147377 A JP15147377 A JP 15147377A JP S6235313 B2 JPS6235313 B2 JP S6235313B2
Authority
JP
Japan
Prior art keywords
signal
video signal
circuit
output
delayed video
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52151473A
Other languages
Japanese (ja)
Other versions
JPS5483718A (en
Inventor
Masao Kako
Nobuyuki Suzuki
Kunio Ando
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP15147377A priority Critical patent/JPS5483718A/en
Publication of JPS5483718A publication Critical patent/JPS5483718A/en
Publication of JPS6235313B2 publication Critical patent/JPS6235313B2/ja
Granted legal-status Critical Current

Links

Description

【発明の詳細な説明】 本発明は、テレビジヨン受信機におけるビデオ
信号の輪郭部分を急峻にして再生画像の鮮鋭度を
向上させる画質改善装置に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an image quality improvement device for sharpening the contour of a video signal in a television receiver to improve the sharpness of a reproduced image.

テレビジヨン受信機におけるビデオ信号処理系
の伝送帯域には上限があり、受信したテレビジヨ
ン信号から再生されたビデオ信号、特にその輝度
信号の高域成分が大きく減衰して再生画像の水平
方向の解像度が低下したものとなる。このような
ビデオ信号の波形のなまりを補償する方法とし
て、2次微分方式による補償回路が従来使用され
ている。第1図にこの動作の概略を説明する波形
図を示す。テレビジヨン受信機の信号処理系で高
域成分に減衰を受けた信号〔第1図のa〕を2回
微分すると波形bの信号が得られ、この信号bを
元の信号aから差し引くと信号cが得られる。こ
こで信号cを信号aと比べると立ち上がり・立ち
下がり部分が急峻になつており、画質を改善出来
ることを示している。しかしこの方式では、ビデ
オ信号の立ち上がり・立ち下がり部分の前後に、
幅の広いプリシユートやオーバーシユートを生じ
てしまい、見掛上の解像度を良くすることもある
が、輪郭部を過度に強調して不自然な画になるこ
とが多い。
There is an upper limit to the transmission band of the video signal processing system in a television receiver, and the video signal reproduced from the received television signal, especially the high-frequency component of the luminance signal, is greatly attenuated and the horizontal resolution of the reproduced image is reduced. becomes lower. As a method of compensating for such rounding of the waveform of a video signal, a compensation circuit based on a second-order differential method has been conventionally used. FIG. 1 shows a waveform diagram illustrating the outline of this operation. By differentiating the signal whose high-frequency components have been attenuated by the signal processing system of the television receiver [a in Figure 1] twice, a signal with waveform b is obtained, and when this signal b is subtracted from the original signal a, the signal is c is obtained. Here, when signal c is compared with signal a, the rise and fall portions are steeper, indicating that the image quality can be improved. However, with this method, before and after the rising and falling parts of the video signal,
This may result in wide preshoots or overshoots, which may improve the apparent resolution, but often overemphasizes the contours and results in an unnatural image.

本発明の目的は、上記した従来技術の欠点をな
くし、ビデオ信号の立ち上がり・立り下がり特性
を改善し、画質をくつきりさせる装置を提供する
にある。
SUMMARY OF THE INVENTION An object of the present invention is to provide an apparatus that eliminates the above-mentioned drawbacks of the prior art, improves the rise and fall characteristics of a video signal, and improves image quality.

この目的を達成するために、本発明は、信号の
変化部分を検出し、その検出した信号を用いて、
遅延時間の異なる三つの信号を切換えて立ち上が
り・立ち下がりの急峻な信号を得るものである。
To achieve this objective, the present invention detects the changing portion of a signal and uses the detected signal to
It switches between three signals with different delay times to obtain a signal with steep rises and falls.

以下、本発明の実施例について説明する。第2
図は本発明の1実施例のブロツク図、第3図はそ
の動作波形図である。1は信号発生手段としての
遅延線で、入力信号dを所定時間だけ遅延させ、
第1の遅延時間およびこれよりも長い第2の遅延
時間を有する第1および第2の遅延映像信号e,
fを作る。3,5は微分回路でそれぞれ信号e,
hを微分して、信号g,iを作る。4は両波整流
回路で微分回路3からの信号gを整流して信号h
を作る。6は反転増幅回路で信号iを反転させて
信号jを作る。2は信号を選択する選択手段とし
ての切換スイツチであり、信号i,jで制御され
る。
Examples of the present invention will be described below. Second
The figure is a block diagram of one embodiment of the present invention, and FIG. 3 is an operational waveform diagram thereof. 1 is a delay line as a signal generating means, which delays the input signal d by a predetermined time;
first and second delayed video signals e having a first delay time and a longer second delay time;
make f. 3 and 5 are differentiating circuits that receive signals e and e, respectively.
Differentiate h to create signals g and i. 4 is a double-wave rectifier circuit that rectifies the signal g from the differentiator circuit 3 and converts it into a signal h.
make. 6 is an inverting amplifier circuit which inverts the signal i to generate the signal j. Reference numeral 2 designates a changeover switch as a selection means for selecting a signal, and is controlled by signals i and j.

つぎに本実施例の動作について説明する。入力
inに加えられた信号dは、切換スイツチ2の端子
S3に加えられると共に遅延線1に供給される。遅
延線1でそれぞれ所定時間遅延された信号e,f
は切換スイツチ2の端子S2,S1に加えられる。切
換スイツチ2は信号eを微分回路3,5と両波整
流回路4で処理した信号iおよび信号iを反転し
た信号jを発生する制御手段によつて制御され、
後述するように信号i,jの組合せに応じて各端
子S1,S2,S3の信号を選択出力する。すなわち、
信号i,jが破線で示すレベル以下であれば切換
スイツチ2は端子S2に接続されて信号eを出力す
る。また信号iのみが破線で示すレベル以上であ
れば切換スイツチ2は端子S1へ接続されて信号f
を出力する。同様に信号jのみが破線で示すレベ
ル以上であれば切換スイツチ2は端子S3に接続さ
れて信号dを出力する。
Next, the operation of this embodiment will be explained. input
The signal d applied to in is the terminal of changeover switch 2.
S 3 and fed to delay line 1. Signals e and f each delayed for a predetermined time by delay line 1
is applied to the terminals S 2 and S 1 of the changeover switch 2. The changeover switch 2 is controlled by a control means that generates a signal i obtained by processing the signal e in differentiating circuits 3 and 5 and a double-wave rectifier circuit 4, and a signal j obtained by inverting the signal i.
As will be described later, signals from each terminal S 1 , S 2 , and S 3 are selectively output according to the combination of signals i and j. That is,
If the signals i and j are below the level indicated by the broken line, the changeover switch 2 is connected to the terminal S2 and outputs the signal e. Moreover, if only the signal i is above the level indicated by the broken line, the changeover switch 2 is connected to the terminal S 1 and the signal f is connected to the terminal S1 .
Output. Similarly, if only the signal j is above the level indicated by the broken line, the changeover switch 2 is connected to the terminal S3 and outputs the signal d.

換言すれば、信号eに過渡変化が生じている期
間の前半においては信号fを選択出力し、前記期
間の後半においては信号dを選択出力し、また前
記信号eに過渡変化が生じていない期間において
は信号eを選択して出力する。
In other words, the signal f is selectively output during the first half of the period in which a transient change occurs in the signal e, the signal d is selectively output in the second half of the period, and the signal e is selectively output during the period in which the signal e does not undergo a transient change. , the signal e is selected and output.

このように信号i,jの組合せにしたがつて切
換スイツチ2の各端子S1〜S3への接続を制御し、
遅延時間を異にする信号d,e,fのいずれか1
つを順次選択出力することにより、第3図kに実
線で示すように立ち上り・立ち下りの急峻なビデ
オ信号を得ることができる。前記信号i,jのレ
ベル判定の基準となるレベル(図に破線で示した
レベル)は、第4図のトランジスタTR7
TR10,TR13の各ベース電位に相当するものであ
り、この電位が高くなれば補償の度合いが少なく
なり、逆に低すぎれば輪郭部分の強調されすぎた
信号になる。通常の状態ではこの基準レベルは2
回微分した波形i,jの平均レベル付近に設定す
るのが良い。なお、第3図kにおいて破線で示し
たものが入力信号に相当する波形eであり両者を
比較すると改善の度合がよくわかる。
In this way, the connection to each terminal S 1 to S 3 of the changeover switch 2 is controlled according to the combination of signals i and j,
Any one of signals d, e, f with different delay times
By sequentially selecting and outputting the two, it is possible to obtain a video signal with steep rises and falls, as shown by the solid line in FIG. 3k. The reference level for determining the level of the signals i and j (the level indicated by the broken line in the figure) is determined by the transistors TR 7 and
This corresponds to each base potential of TR 10 and TR 13 , and as this potential becomes higher, the degree of compensation decreases, and conversely, if it is too low, the contour portion becomes too emphasized. Under normal conditions, this reference level is 2
It is preferable to set it near the average level of the twice differentiated waveforms i and j. In addition, what is shown by the broken line in FIG. 3k is the waveform e corresponding to the input signal, and the degree of improvement can be clearly seen by comparing the two.

第2図に示した本発明の実施例を具体化した回
路例を第4図に示す。遅延線1としては遅延時間
が0.03〜0.05μs程度の遅延線を使用し、切換ス
イツチ2はトランジスタTR6,TR7,TR8
TR10,TR11およびTR13,TR14からなる3つの差
動増幅器で構成し、微分回路3,5はそれぞれコ
ンデンサC1と抵抗R1およびコンデンサC2と抵抗
R2からなるCR型で構成している。両波整流回路
4はトランジスタTR1,TR2からなる差動増幅器
の出力をダイオードD1,D2で整流するものであ
る。反転増幅回路6は一般に使用されている反転
増幅回路を使用している。入力inに加えられた信
号dは遅延線1とトランジスタTR15のベースに
加えられる。それぞれ所定時間ずつ遅延された信
号e,fのうち、信号eは微分回路3のコンデン
サC1とトランジスタTR9のベースに加えられ、信
号fはトランジスタTR12のベースに加えられ
る。微分回路3に加えられた信号eはコンデンサ
C1と抵抗R1で微分されてトランジスタTR1のベ
ースに加えられる。ダイオードD1,D2の接続点
には信号gにおいて負方向の信号を折り返えされ
た信号hが得られる。この信号hはコンデンサ
C2と抵抗R2で微分されて信号iとなるが、これ
は切換スイツチ2のトランジスタTR6,TR11
ベースと反転回路6のトランジスタTR4のベース
に加えられる。反転回路6を通つた信号jは切換
スイツチ2のトランジスタTR8,TR14のベース
に加えられる。また切換スイツチ2のトランジス
タTR7,TR10,TR13のベースは+Bから抵抗分
割されてバイアスを与えられている。前述のよう
にこのバイアスは第3図i,jに示した規準レベ
ルを決定する。切換スイツチ2のトランジスタ
TR6,TR8,TR10,TR13のコレクタは直接+B
に接続されており、トランジスタTR7,TR11
TR14のコレクタは共通の抵抗R3を介して+Bに
接続されている。
An example of a circuit embodying the embodiment of the present invention shown in FIG. 2 is shown in FIG. A delay line with a delay time of about 0.03 to 0.05 μs is used as delay line 1, and switch 2 is connected to transistors TR 6 , TR 7 , TR 8 and
It consists of three differential amplifiers consisting of TR 10 , TR 11 and TR 13 , TR 14 , and the differentiating circuits 3 and 5 each have a capacitor C 1 and a resistor R 1 , and a capacitor C 2 and a resistor.
It consists of a CR type consisting of R2 . The double-wave rectifier circuit 4 rectifies the output of a differential amplifier consisting of transistors TR 1 and TR 2 using diodes D 1 and D 2 . The inverting amplifier circuit 6 uses a commonly used inverting amplifier circuit. The signal d applied to input in is applied to delay line 1 and to the base of transistor TR15 . Of the signals e and f delayed by a predetermined time, the signal e is applied to the capacitor C1 of the differentiating circuit 3 and the base of the transistor TR9 , and the signal f is applied to the base of the transistor TR12 . The signal e applied to the differentiator circuit 3 is a capacitor
It is differentiated by C 1 and resistor R 1 and applied to the base of transistor TR 1 . At the connection point between the diodes D 1 and D 2 , a signal h is obtained by folding back the negative direction signal of the signal g. This signal h is a capacitor
The signal i is differentiated by C 2 and the resistor R 2 and is applied to the bases of the transistors TR 6 and TR 11 of the changeover switch 2 and the base of the transistor TR 4 of the inverting circuit 6. The signal j passed through the inverting circuit 6 is applied to the bases of the transistors TR 8 and TR 14 of the changeover switch 2. Further, the bases of the transistors TR 7 , TR 10 and TR 13 of the changeover switch 2 are resistively divided from +B and biased. As previously mentioned, this bias determines the reference levels shown in Figures i, j. Transistor of switch 2
The collectors of TR 6 , TR 8 , TR 10 , TR 13 are directly +B
are connected to transistors TR 7 , TR 11 ,
The collector of TR 14 is connected to +B via a common resistor R 3 .

したがつて、第3図において信号i,jと共
に、破線で示した規準レベルを切換スイツチ2の
バイアス電圧と考えると、第3図の時刻t1→t2
おいては信号i,jは共にバイアス電圧よりも低
く、トランジスタTR7が導通して抵抗R3につまり
出力端子OUTに信号eを出力する。時刻t2→t3
は信号iがバイアス電圧よりも高くなり、トラン
ジスタTR6とTR11が導通して信号fを出力す
る。時刻t3→t4では信号jがバイアス電圧より高
くなりトランジスタTR8とTR14が導通して信号
dを出力する。時刻t5以降についても同様に信号
d,e,fから1つずつが選択出力されるので、
時刻t1〜t9において出力に現われる信号を示す
と、 t1→t2;e t2→t3;f t3→t4;d t4→t6;e t6→t7;f t7→t8;d t8→t9;e となる。
Therefore, if we consider the reference level shown by the broken line as the bias voltage of the changeover switch 2 along with the signals i and j in FIG. 3, at time t 1 →t 2 in FIG. The transistor TR 7 conducts and outputs a signal e to the resistor R 3 and thus to the output terminal OUT. At time t 2 →t 3 , signal i becomes higher than the bias voltage, transistors TR 6 and TR 11 conduct, and output signal f. At time t 3 →t 4 , signal j becomes higher than the bias voltage, transistors TR 8 and TR 14 conduct, and output signal d. Similarly, from time t5 onward, one signal is selectively output from signals d, e, and f, so
The signals appearing at the output from time t 1 to t 9 are as follows: t 1 →t 2 ; e t 2 →t 3 ; f t 3 →t 4 ;d t 4 →t 6 ;e t 6 →t 7 ;f t 7 →t 8 ;d t 8 →t 9 ;e.

これを図示すると第3図信号kとなる。このよ
うに立ち上がり・立ち下がりが、急峻になつてい
ることがわかる。
This is illustrated as signal k in FIG. 3. As you can see, the rise and fall are steep.

以上説明した様に、本発明によると補正された
信号波形にプリシユート、オーバーシユートなど
を伴なわずに輪郭部分を急峻に補償することがで
き、自然な画像を得ることが出来る。
As described above, according to the present invention, it is possible to sharply compensate for the contour portion of the corrected signal waveform without preshooting, overshooting, etc., and it is possible to obtain a natural image.

なお以上においては、微分回路3には切換スイ
ツチの端子S2に印加される信号eと同じ遅延時間
のものを供給するものとして説明した。もちろ
ん、これによつて実用上何ら支障のない画質改善
が可能であるが、極めて厳密にいえば微分回路
3,5両波整流回路4および反転回路6などにお
ける信号処理によつて2回微分出力信号i,jは
信号eに較べて幾分の位相遅れをもつことにな
り、合成出力波形kに不連続点や歪を生ずること
になる。これをさけるためには、微分回路3に供
給させる信号が切換スイツチの端子S2に直接加え
られる信号に比較して、前記位相遅れに相当する
分だけ短かく遅延時間をもつように予じめ調整し
てやればよい。
In the above description, it has been explained that the differentiating circuit 3 is supplied with a signal having the same delay time as the signal e applied to the terminal S2 of the changeover switch. Of course, this makes it possible to improve the image quality without causing any practical problems, but to be very precise, the signal processing in the differentiating circuits 3, 5, the double-wave rectifying circuit 4, the inverting circuit 6, etc. results in twice differentiated output. Signals i and j will have some phase lag compared to signal e, resulting in discontinuities and distortions in the composite output waveform k. In order to avoid this, the signal supplied to the differentiating circuit 3 should be designed in advance so that it has a shorter delay time corresponding to the phase delay than the signal directly applied to the terminal S2 of the changeover switch. Just adjust it.

具体的には、例えば、第2図の遅延線1におい
て第1の遅延映像信号の取出し中間タツプと入力
との間に第2の取出し中間タツプを設け、その出
力を微分回路3に供給すればよい。それ故に、前
記中間タツプを入力に十分近づけられれば、入力
信号そのものを微分回路3に供給することもでき
る。
Specifically, for example, if a second output intermediate tap is provided between the first delayed video signal output intermediate tap and the input in the delay line 1 in FIG. 2, and its output is supplied to the differentiating circuit 3, good. Therefore, if the intermediate tap can be brought close enough to the input, the input signal itself can be supplied to the differentiating circuit 3.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の2次微分方式による画質改善機
構を説明するための波形図、第2図は本発明の実
施例を示すブロツク図、第3図はその動作説明用
波形図、第4図は本発明を具体化した回路例であ
る。 1…遅延線、2…切換スイツチ、3,5…微分
回路、4…両波整流回路、6…反転回路。
Fig. 1 is a waveform diagram for explaining the image quality improvement mechanism using the conventional second-order differential method, Fig. 2 is a block diagram showing an embodiment of the present invention, Fig. 3 is a waveform diagram for explaining its operation, and Fig. 4. is an example of a circuit embodying the present invention. 1... Delay line, 2... Selector switch, 3, 5... Differential circuit, 4... Double wave rectifier circuit, 6... Inverting circuit.

Claims (1)

【特許請求の範囲】 1 入力映像信号より第1の時間遅れを有する第
1の遅延映像信号、および第1の遅延映像信号よ
りさらに第2の時間遅れを有する第2の遅延映像
信号を発生する信号発生手段と、 入力映像信号および第1、第2の遅延映像信号
の中からいずれか1つを選択する選択手段と、 第1の遅延映像信号に過渡変化が生じている期
間の前半においては、第2の遅延映像信号を、前
記期間の後半においては入力映像信号をそれぞれ
選択し、また第1の遅延映像信号に過渡変化が生
じてない期間中は、第1の遅延映像信号を選択す
るように、上記選択手段を制御する制御手段とか
らなることを特徴とする画質改善装置。 2 上記第1および第2の時間遅れが等しく選ば
れたことを特徴とする前記特許請求の範囲第1項
記載の画質改善装置。 3 上記制御手段は、 入力および第1の遅延映像信号の一方を微分す
る第1微分回路と、 第1微分回路の出力を両波整流する整流回路
と、 整流回路の出力を微分する第2微分回路と、 第2微分回路の出力を反転する反転回路とから
なることを特徴とする前記特許請求の範囲第1項
記載の画質改善装置。
[Claims] 1. Generating a first delayed video signal having a first time delay from the input video signal, and a second delayed video signal having a second time delay from the first delayed video signal. a signal generating means; a selection means for selecting one of the input video signal and the first and second delayed video signals; , selects the second delayed video signal and the input video signal in the second half of the period, and selects the first delayed video signal during a period in which no transient change occurs in the first delayed video signal. An image quality improvement device comprising: control means for controlling the selection means. 2. The image quality improvement device according to claim 1, wherein the first and second time delays are chosen to be equal. 3 The control means includes: a first differentiating circuit that differentiates one of the input and the first delayed video signal; a rectifying circuit that double-wave rectifies the output of the first differentiating circuit; and a second differentiating circuit that differentiates the output of the rectifying circuit. The image quality improving device according to claim 1, comprising: a circuit; and an inverting circuit for inverting the output of the second differentiating circuit.
JP15147377A 1977-12-16 1977-12-16 Improvement unit for picture quality Granted JPS5483718A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15147377A JPS5483718A (en) 1977-12-16 1977-12-16 Improvement unit for picture quality

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15147377A JPS5483718A (en) 1977-12-16 1977-12-16 Improvement unit for picture quality

Publications (2)

Publication Number Publication Date
JPS5483718A JPS5483718A (en) 1979-07-04
JPS6235313B2 true JPS6235313B2 (en) 1987-07-31

Family

ID=15519274

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15147377A Granted JPS5483718A (en) 1977-12-16 1977-12-16 Improvement unit for picture quality

Country Status (1)

Country Link
JP (1) JPS5483718A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01120806U (en) * 1988-02-09 1989-08-16
JPH07108037A (en) * 1993-12-17 1995-04-25 Olympus Optical Co Ltd Image pickup unit for endoscope

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2590076B2 (en) * 1986-12-15 1997-03-12 キヤノン株式会社 Signal processing device
JPH01297979A (en) * 1988-05-26 1989-12-01 Matsushita Electric Ind Co Ltd Outline improving circuit
JPH01297980A (en) * 1988-05-26 1989-12-01 Matsushita Electric Ind Co Ltd Outline improving circuit
JPH0229079A (en) * 1988-07-18 1990-01-31 Sony Corp Contour emphasis circuit for video signal
JPH046960A (en) * 1990-04-24 1992-01-10 Matsushita Electric Ind Co Ltd Video signal processor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01120806U (en) * 1988-02-09 1989-08-16
JPH07108037A (en) * 1993-12-17 1995-04-25 Olympus Optical Co Ltd Image pickup unit for endoscope

Also Published As

Publication number Publication date
JPS5483718A (en) 1979-07-04

Similar Documents

Publication Publication Date Title
JPS58219872A (en) Circuit for compensating outline
US4399460A (en) Video signal peaking control system with provision for automatic and manual control
US4322811A (en) Clamping circuit for an adaptive filter
JPS6235313B2 (en)
US4839725A (en) Contour compensating circuit
US5204747A (en) Aperture compensation circuit
JP2551205B2 (en) Contour correction circuit
JPS62222777A (en) Outline compensation device
US3839598A (en) Aperture correction circuit
US5047856A (en) Method and apparatus for sharpening television pictures while reducing incidental noise
US4388648A (en) Frequency selective DC coupled video signal control system insensitive to video signal DC components
USRE34176E (en) Method and apparatus for improving the rise and fall time of a video signal
JP2871323B2 (en) Video signal processing device
JPS58136176A (en) Profile correcting circuit
US4388647A (en) Predictably biased DC coupled video signal peaking control system
JPH05199431A (en) Clamping circuit
JP2571278B2 (en) Inspection device for recursive digital filters
JPS5831668A (en) Profile correcting circuit
JPH0795857B2 (en) Image quality improvement circuit
JPH05145795A (en) Picture quality adjusting circuit
JP2938258B2 (en) Image quality correction circuit
JP2871402B2 (en) Contour correction circuit
JPH05268494A (en) Picture quality correction circuit
JPH0230948Y2 (en)
JPS6130880A (en) Video signal processing circuit