JPS6232815B2 - - Google Patents

Info

Publication number
JPS6232815B2
JPS6232815B2 JP56215142A JP21514281A JPS6232815B2 JP S6232815 B2 JPS6232815 B2 JP S6232815B2 JP 56215142 A JP56215142 A JP 56215142A JP 21514281 A JP21514281 A JP 21514281A JP S6232815 B2 JPS6232815 B2 JP S6232815B2
Authority
JP
Japan
Prior art keywords
typ
typewriter
input
ioc
maintenance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56215142A
Other languages
Japanese (ja)
Other versions
JPS58119057A (en
Inventor
Yasuo Ogasawara
Masatoshi Takita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56215142A priority Critical patent/JPS58119057A/en
Publication of JPS58119057A publication Critical patent/JPS58119057A/en
Publication of JPS6232815B2 publication Critical patent/JPS6232815B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0745Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation

Description

【発明の詳細な説明】 (1) 発明の技術分野 本発明は保守用コマンド投入装置は単一として
いる冗長構成のシステムについて、障害発生時実
装テーブルを書換え動作可能とする保守方式に関
する。
DETAILED DESCRIPTION OF THE INVENTION (1) Technical Field of the Invention The present invention relates to a maintenance method for a system with a redundant configuration in which a single maintenance command input device is used by rewriting the mounting table when a failure occurs.

(2) 技術の背景 第1図に示すブロツク構成図は電子交換機を例
示した二重化システムであつて、電話機SUB、
ラインリンク網LLN、トランクリンク網TLN、
トランクTRK、通話路制御装置SPCEにつき所定
の接続を行ない、中央制御装置CC、主記憶装置
MM、入出力制御装置IOC、フロツピデイスク
FDが二重化して組合されている。中央処理装置
以降は0系と1系とあるため添字が0,00,1,
10のように付されている。電子交換という業務を
障害発生時にも中断なく運用するため、二重化構
成をとることがあるが、運用開始のとき、或いは
システム動作診断のため所定の指示を投入するタ
イプライタTYPは障害になつても通常の交換処
理には影響がでないので1台接続とする一重化構
成が一般である。それはタイプライターの障害が
発生しても運用が全く中断することはなく、又タ
イプライターの値段が入出力制御装置と比較し極
めて高価でありシステムの経済化の理由による。
第1図のシステムにおいて主記憶装置MMには、
実装テーブル、障害テーブル、工事テーブルなど
各種のテーブルを具備し、それらについて使用状
態に対応しテーブルの書換えを行なつている。実
装テーブルの例を第2図に示す。第2図Aは実装
テーブルを全体的に示し、上欄外数字はビツト数
RFBを、右側欄外数字は管理番号RFAおよび系
番号Sで構成されるRFASを示し、MM0,CC0
TYP00…はそれぞれ指定の装置を示し、実際はそ
れがシステムに実装されているか否かをRFA,
S,RFBで構成される装置論理番号RFNの番号
と共に格納している。第2図Bは装置内部論理番
号構成を示し、RFAおよびSで構成されるRFAS
は該装置の実装テーブル等のアドレス方向の索引
値を示し、RFBはビツト方向の索引値を示して
いる。
(2) Technical background The block diagram shown in Figure 1 is a redundant system exemplifying an electronic exchange.
Line link network LLN, trunk link network TLN,
Perform the specified connections for trunk TRK, communication path control device SPCE, central control device CC, and main storage device.
MM, input/output controller IOC, floppy disk
The FDs are duplicated and combined. After the central processing unit, there are 0 and 1 systems, so the subscripts are 0, 00, 1,
They are numbered like 10. In order to operate the electronic exchange business without interruption even in the event of a failure, a redundant configuration may be adopted, but the typewriter TYP, which inputs predetermined instructions at the start of operation or for diagnosing system operation, can operate without interruption even in the event of a failure. Since it does not affect normal exchange processing, a single configuration in which only one unit is connected is common. This is because even if a failure occurs in the typewriter, the operation is not interrupted at all, and the price of the typewriter is extremely expensive compared to the input/output control device, so the system is economical.
In the system shown in Figure 1, the main memory device MM has:
It is equipped with various tables such as a mounting table, a failure table, and a construction table, and these tables are rewritten according to the usage status. An example of the mounting table is shown in FIG. Figure 2A shows the entire implementation table, and the numbers outside the upper margin indicate the number of bits.
RFB, and the numbers on the right side indicate RFAS, which consists of management number RFA and system number S, MM 0 , CC 0 ,
TYP 00 ...indicates the specified device, and RFA, whether it is actually installed in the system or not
It is stored together with the device logical number RFN consisting of S and RFB. Figure 2B shows the device internal logical number structure, and the RFAS consists of RFA and S.
indicates an index value in the address direction of the mounting table of the device, and RFB indicates an index value in the bit direction.

RFA,S,RFBで構成されたRFNで索引され
たビツト位置が“1”とすると実装されているこ
と、“0”とすると未実装であることを示してい
る。つまりシステムを構成する装置1台に1ビツ
トが該当していることを示す。
If the bit position indexed by RFN composed of RFA, S, and RFB is "1", it indicates that it is installed, and if it is "0", it indicates that it is not installed. In other words, it indicates that one bit corresponds to one device that constitutes the system.

(3) 従来技術と問題点 第1図に示すようにタイプライタTYP00が入出
力制御装置IOC0と接続されているとき、該入出
力制御装置に障害が発生すると、タイプライタ
TYP00は診断コマンドなど保守用コマンドを投入
して運転系統のチエツクなどの指令ができなくな
る。タイプライタTYP00について第1図の破線で
示すようにIOC1に接続換えしてTYP10とすれ
ば、ハードウエアとして実装状態になつたが、前
述の主記憶装置中の実装テーブルは、タイプライ
タTYP00が入出力制御装置IOC0に接続されたま
まであるため、ソフトウエア運用の面から実動で
きない。
(3) Prior art and problems When typewriter TYP 00 is connected to input/output control device IOC 0 as shown in Figure 1, if a failure occurs in the input/output control device, the typewriter
TYP 00 makes it impossible to input maintenance commands such as diagnostic commands and to issue commands such as checking the operating system. If typewriter TYP 00 is connected to IOC 1 as shown by the broken line in Figure 1 to create TYP 10 , it will be implemented as hardware, but the mounting table in the main memory mentioned above is Since TYP 00 is still connected to the input/output control device IOC 0 , actual operation is not possible from a software operation standpoint.

(4) 発明の目的 本発明の目的は前述の欠点を改善し、保守用コ
マンドの投入装置については障害発生時に実装テ
ーブルを現実のハードウエアと対応する状態に素
早く書換え動作のできる保守方式を提供すること
にある。
(4) Purpose of the Invention The purpose of the present invention is to improve the above-mentioned drawbacks, and to provide a maintenance method that can quickly rewrite the implementation table to a state corresponding to the actual hardware when a failure occurs for a maintenance command input device. It's about doing.

(5) 発明の構成 本発明の構成は記憶装置・中央制御装置・入出
力制御装置について冗長構成で保守用コマンド投
入装置は単一としているシステムの保守方式にお
いて、前記記憶装置にはシステムを構成するハー
ドウエアの実装・未実装についての情報を格納す
る実用テーブル領域を設け、中央制御装置に対し
発生された割込信号により前記実装テーブルを書
換え可能としたことである。
(5) Structure of the Invention The structure of the present invention is a system maintenance method in which a storage device, a central control unit, and an input/output control device have a redundant configuration and a maintenance command input device is a single device, and the storage device has a system configuration. A practical table area is provided to store information on whether hardware is mounted or not mounted, and the mounting table can be rewritten by an interrupt signal generated to the central control unit.

(6) 発明の実施例 以下図面に示す本発明の実施例について説明す
る。第3図Aは本発明の第1実施例の構成図主要
部を示し、第3図Bはそのフローチヤートを示し
ている。第3図Aにおいて障害発生のときタイプ
ライタTYP00を入出力制御装置IOC1に接続した
後、中央処理装置CCに対し、割込操作鍵(図示
せず)を押下し「外部割込」を指示する。中央制
御装置CCは外部割込であることを認識し、割込
処理のため、記憶装置のアドレスAAAを参照
し、解析プログラムを引出し、アドレスBBBにお
ける外部割込の処理プログラムとして、タイプラ
イタTYP00の接続をチエツクし、実装テーブルを
実情に合致するように、第2図Bの所定場所のビ
ツトを書換えさせる。以後タイプライタTYP00
ら入出力制御装置IOC1を介しての通常の操作が
可能となる。第3図Bは動作フローチヤートであ
る。
(6) Embodiments of the invention Examples of the invention shown in the drawings will be described below. FIG. 3A shows the main part of a block diagram of the first embodiment of the present invention, and FIG. 3B shows its flowchart. When a failure occurs in Figure 3A, after connecting the typewriter TYP 00 to the input/output control device IOC 1 , press the interrupt operation key (not shown) for the central processing unit CC to issue an "external interrupt". Instruct. The central control unit CC recognizes that it is an external interrupt, refers to address AAA in the storage device, pulls out the analysis program, and executes the typewriter TYP 00 as the external interrupt processing program at address BBB. Check the connections and rewrite the bits in the predetermined locations in FIG. 2B so that the mounting table matches the actual situation. From then on, normal operation is possible from the typewriter TYP 00 via the input/output control device IOC 1 . FIG. 3B is an operation flowchart.

第4図は本発明の第2実施例を示す図であつ
て、タイプライタTYP00をIOC0とIOC1に対し切
替可能にスイツチSWを設けておく。障害発生時
にはタイプライタTYP00を障害でない側の入出力
制御装置IOCに切替え、TYP10としタイプライタ
ボードの「REQ」鍵を押下する。中央制御装置
CCは割込フリツプフロツプを各IOCに対応させ
て設けておくから、割込フリツプフロツプのセツ
トされたことにより、中央制御装置と入出力装置
間の一定の制御手順ENQ(エンク)シーケンス
を起動させて、実装・未実装状態変更を確認す
る。その結果実装テーブルを書換えることができ
る。第4図Bはその動作フローチヤートである。
FIG. 4 shows a second embodiment of the present invention, in which a switch SW is provided so that the typewriter TYP 00 can be switched between IOC 0 and IOC 1 . When a failure occurs, switch the typewriter TYP 00 to the non-faulty input/output control unit IOC, set it to TYP 10 , and press the "REQ" key on the typewriter board. central control unit
Since the CC is provided with an interrupt flip-flop corresponding to each IOC, the setting of the interrupt flip-flop activates a certain control procedure ENQ sequence between the central controller and the input/output device. Check the implementation/non-implementation status change. As a result, the implementation table can be rewritten. FIG. 4B is a flowchart of the operation.

(7) 発明の効果 このようにして本発明によると記憶装置内に設
けた実装テーブル領域についてハードウエアの変
更後、ソフトウエアの変更を行なつているから障
害発生時など必要なとき保守用コマンドを投入す
ることができて、極めて安価で効果的な保守方式
が提供できる。
(7) Effects of the Invention In this way, according to the present invention, since the software is changed after the hardware is changed in the mounting table area provided in the storage device, maintenance commands can be used when necessary such as when a failure occurs. It is possible to provide an extremely inexpensive and effective maintenance method.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は電子交換機を例示した二重化システム
の図、第2図は実装テーブルと、格納ビツトを示
す図、第3図・第4図は本発明の第1・第2実施
例の構成を示す図と各動作フローチヤートを示
す。 SPCE……通話路制御装置、CC……中央処理
装置、MM……主記憶装置、IOC……入出力制御
装置、TYP00……タイプライタ、ITBL……実装
テーブル、RFN……装置論理番号。
Fig. 1 is a diagram of a duplex system illustrating an electronic exchange, Fig. 2 is a diagram showing a mounting table and stored bits, and Figs. 3 and 4 show the configurations of the first and second embodiments of the present invention. Figures and flowcharts of each operation are shown. SPCE: Communication path control unit, CC: Central processing unit, MM: Main memory, IOC: Input/output control unit, TYP 00 : Typewriter, ITBL: Implementation table, RFN: Device logical number.

Claims (1)

【特許請求の範囲】 1 記憶装置・中央制御装置・入出力制御装置に
ついて冗長構成で保守用コマンド投入装置は単一
としているシステムの保守方式において、 前記記憶装置には、前記保守用コマンド投入装
置の割込信号によつて書換え可能なシステムを構
成するハードウエアの実装・未実装についての情
報を格納する実装テーブル領域を設け、 中央制御装置に対し発生された前記割込信号に
より前記実装テーブルを書換え、前記保守用コマ
ンド投入装置の使用を可能としたことを特徴とす
るシステム保守方式。
[Claims] 1. In a system maintenance method in which a storage device, a central control unit, and an input/output control device have a redundant configuration and a maintenance command input device is a single device, the storage device includes the maintenance command input device. A mounting table area is provided for storing information about mounted/unmounted hardware constituting the system, which can be rewritten by an interrupt signal of A system maintenance method characterized by making it possible to rewrite and use the maintenance command input device.
JP56215142A 1981-12-31 1981-12-31 System maintenance system Granted JPS58119057A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56215142A JPS58119057A (en) 1981-12-31 1981-12-31 System maintenance system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56215142A JPS58119057A (en) 1981-12-31 1981-12-31 System maintenance system

Publications (2)

Publication Number Publication Date
JPS58119057A JPS58119057A (en) 1983-07-15
JPS6232815B2 true JPS6232815B2 (en) 1987-07-16

Family

ID=16667379

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56215142A Granted JPS58119057A (en) 1981-12-31 1981-12-31 System maintenance system

Country Status (1)

Country Link
JP (1) JPS58119057A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6439123U (en) * 1987-09-04 1989-03-08
JPH0224718U (en) * 1988-08-04 1990-02-19

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3780306T2 (en) * 1987-04-22 1993-02-11 Ibm ADAPTER BUS SWITCH FOR IMPROVING THE AVAILABILITY OF A CONTROL UNIT.

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4973039A (en) * 1972-11-14 1974-07-15
JPS5264843A (en) * 1975-11-26 1977-05-28 Nec Corp State administration system of hardware resources
JPS534443A (en) * 1976-01-05 1978-01-17 Ibm Remote modem adaptor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4973039A (en) * 1972-11-14 1974-07-15
JPS5264843A (en) * 1975-11-26 1977-05-28 Nec Corp State administration system of hardware resources
JPS534443A (en) * 1976-01-05 1978-01-17 Ibm Remote modem adaptor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6439123U (en) * 1987-09-04 1989-03-08
JPH0224718U (en) * 1988-08-04 1990-02-19

Also Published As

Publication number Publication date
JPS58119057A (en) 1983-07-15

Similar Documents

Publication Publication Date Title
JPH05242060A (en) Multi-processor and data equalizing method
JPS59106056A (en) Failsafe type data processing system
JPS6232815B2 (en)
JPH0122653B2 (en)
JPS60144857A (en) Cpu peripheral circuit
JP3348947B2 (en) System diagnosis method
KR100431467B1 (en) System of Duplicating between Two Processors and Managing Method thereof
JP2715850B2 (en) Electronic exchange
JPH02173852A (en) Bus diagnostic device
JP2983221B2 (en) Memory configuration setting method
JPH02157952A (en) Storage device
JP2946541B2 (en) Redundant control system
JPH0716218B2 (en) Electronic exchange duplex system
JPS6243408Y2 (en)
JPS58171795A (en) Memory check circuit
JPS6110215Y2 (en)
JP2640139B2 (en) Memory card
JPH0157376B2 (en)
JPS6113266B2 (en)
JPS59116998A (en) Trouble detecting system of main memory
JPH02188853A (en) Service processor
JPH0458635A (en) Data transmitter
JPS61147344A (en) Electronic computer system
JPS61264445A (en) Duplex data fetching system
JPH05204775A (en) Local memory diagnostic device