JPS6232499B2 - - Google Patents

Info

Publication number
JPS6232499B2
JPS6232499B2 JP57190731A JP19073182A JPS6232499B2 JP S6232499 B2 JPS6232499 B2 JP S6232499B2 JP 57190731 A JP57190731 A JP 57190731A JP 19073182 A JP19073182 A JP 19073182A JP S6232499 B2 JPS6232499 B2 JP S6232499B2
Authority
JP
Japan
Prior art keywords
state
processing
input event
index
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57190731A
Other languages
Japanese (ja)
Other versions
JPS5981738A (en
Inventor
Juichi Iwazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57190731A priority Critical patent/JPS5981738A/en
Publication of JPS5981738A publication Critical patent/JPS5981738A/en
Publication of JPS6232499B2 publication Critical patent/JPS6232499B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018Bit or string instructions

Description

【発明の詳細な説明】 (1) 発明の技術分野 本発明は、入力イベントと環境条件に対応して
処理を行う情報処理装置またはパケツト交換機等
における、装置または交換機の環境条件すなわち
状態を管理する状態管理方式に関する。
[Detailed Description of the Invention] (1) Technical Field of the Invention The present invention manages the environmental conditions or states of an information processing device or a packet switch that performs processing in response to input events and environmental conditions. Regarding state management methods.

(2) 技術の背景 入力イベントと環境条件すなわち現状態によつ
て処理を決定する装置においては、各状態に対し
て、入力イベント、新状態、処理指標などの情報
を登録したテーブルを作成し、入力イベントに応
じてこのテーブルをサーチし、テーブル中の情報
を求め、その情報中の処理指標に従つて処理を行
い、処理が終ると、テーブル中の新状態を示す情
報に従つて装置の新状態を設定し、次の入力イベ
ントを持つ、という一連の手順で情報処理が行わ
れる。
(2) Background of the technology In devices that determine processing based on input events and environmental conditions, that is, the current state, a table is created in which information such as input events, new states, and processing indicators are registered for each state. This table is searched in response to an input event, the information in the table is obtained, processing is performed according to the processing index in the information, and when the processing is completed, the device is updated according to the information in the table indicating the new state. Information processing is performed in a series of steps: setting the state and receiving the next input event.

(3) 従来技術と問題点 前述の装置においては、従来すべての入力イベ
ントに対する環境条件を状態で管理すると、状態
数が増加し、処理を決定するためのテーブルが莫
大なものになつてしまうという欠点があつた。従
つて環境条件の一部は個々の決定された処理の中
に判断文で残されるという処理も行われていた。
これらのことは、テーブルに登録する状態数の増
加により大容量のメモリを必要とすること、個々
の処理に判断文があることから処理速度の低下お
よび処理された情報の信頼性が低下すること、の
問題点を含んでいた。
(3) Prior art and problems In the above-mentioned device, if the environmental conditions for all input events were conventionally managed using states, the number of states would increase and the table for determining processing would become enormous. There were flaws. Therefore, some environmental conditions have been left as judgment statements in each determined process.
These problems include the need for a large amount of memory due to the increase in the number of states registered in the table, and the fact that each process requires a judgment statement, which reduces processing speed and reduces the reliability of processed information. , it contained problems.

(4) 発明の目的 本発明の目的は、前述の従来形の装置における
問題点にかんがみ、入力イベント別に状態チエツ
クテーブルを設け、各入力イベントの特徴に注目
した状態マスクパターンを用いて、該状態チエツ
クテーブルの不要な部分をマスクするという構想
に基づき、テーブルに登録する状態数を減少させ
ることによるメモリの削減および個々の処理から
判断文を除くことによる処理の高速化および処理
された情報の信頼性の向上を実現することにあ
る。
(4) Purpose of the Invention In view of the problems with the conventional device described above, the purpose of the present invention is to provide a state check table for each input event, and check the state using a state mask pattern that focuses on the characteristics of each input event. Based on the concept of masking unnecessary parts of the check table, memory is reduced by reducing the number of states registered in the table, and processing speed is increased and the reliability of processed information is increased by eliminating judgment statements from each process. The aim is to realize improvements in sexual performance.

(5) 発明の構成 本発明においては、入力イベントとその時点で
の環境条件によつて処理内容が決定され処理終了
後環境条件を更新する情報処理装置における状態
管理方式において、該環境条件を該情報処理装置
の状態の形で一元管理し、各入力イベントの特徴
に注目した状態マスクパターンを設け、各入力イ
ベントと各状態から対応する処理指標および状態
更新指標を求めるための状態チエツクテーブルを
入力イベントごとに設け、該状態チエツクテーブ
ルは該状態マスクパターンを用いて当該入力イベ
ントに不要な部分をマスクし、該マスクされた状
態チエツクテーブルを用いて各入力イベントおよ
び各状態に対応する処理指標および状態更新指標
を求め、該状態更新指標により状態更新パターン
テーブルを索引し、当該状態更新パターンテーブ
ル内容により状態構成要因の所要の要素を更新す
ることを特徴とする状態管理方式が提供される。
(5) Structure of the Invention In the present invention, in a state management method for an information processing device in which the processing content is determined based on an input event and the environmental conditions at that time, and the environmental conditions are updated after the processing is completed, the environmental conditions are Centrally manage the state of information processing equipment, create a state mask pattern that focuses on the characteristics of each input event, and input a state check table to obtain the corresponding processing index and state update index from each input event and each state. The state check table is provided for each event, and the state check table uses the state mask pattern to mask unnecessary parts of the input event, and uses the masked state check table to determine the processing index and the value corresponding to each input event and each state. A state management method is provided which is characterized in that a state update index is obtained, a state update pattern table is indexed using the state update index, and required elements of state constituent factors are updated based on the contents of the state update pattern table.

(6) 発明の実施例 本発明の一実施例としての状態管理方式を行う
手順と該手順を補足説明する図が並記されて第1
図および第2図に示される。まず、イベントが入
力されると、入力イベントに対応する状態マスク
パターンを求める。すなわち、あらかじめ設定さ
れたマスクパターンテーブル11を入力イベント
でインデツクスして入力イベントに対応する状態
マスクパターンを求める(S1)。次にマスクパタ
ーンで現状態から不必要な要素を取り除いたもの
をレジスタに設定する。現状態を表わすコードは
論理的な番号ではなく、各ビツトが意味を持つよ
うに決められている。この現状態コードと前述の
状態マスクパターンとの論理積をとることにより
不必要な要素(ビツト)をクリアし、現状態から
不必要な要素を取り除いたものを加工後の現状態
としてレジスタに設定する(S2)。次に、入力イ
ベントに対応する状態チエツクテーブル12を求
める。状態チエツクテーブル12は入力イベント
別に設定されており、前述の加工後の現状態に従
つて不必要な要素は取り除かれている(S3)。次
に、先に加工した状態と同じ状態をチエツクテー
ブル12の中から求める。すなわち、S3ステツ
プで求めた状態チエツクテーブル12について、
加工後の現状態でサーチし、テーブル中の状態更
新指標および処理指標を求める(S4)。
(6) Embodiment of the Invention A procedure for performing a state management method as an embodiment of the present invention and a diagram supplementary explanation of the procedure are listed in the first part.
As shown in FIG. First, when an event is input, a state mask pattern corresponding to the input event is determined. That is, a preset mask pattern table 11 is indexed by an input event to obtain a state mask pattern corresponding to the input event (S1). Next, remove unnecessary elements from the current state using a mask pattern and set it in the register. The code representing the current state is not a logical number, but is determined so that each bit has a meaning. The unnecessary elements (bits) are cleared by ANDing this current state code with the state mask pattern described above, and the result obtained by removing unnecessary elements from the current state is set in the register as the current state after processing. (S2). Next, a state check table 12 corresponding to the input event is obtained. The status check table 12 is set for each input event, and unnecessary elements are removed according to the current status after the aforementioned processing (S3). Next, the same state as the previously processed state is found in the check table 12. In other words, regarding the status check table 12 obtained in step S3,
The current state after processing is searched to find the state update index and processing index in the table (S4).

前述の各ステツプに続くステツプは第2図に示
される。ステツプS5においては、求めたテーブ
ルに示されている処理指標に従つて処理を行う。
処理指標としては、実際の処理内容が記述されて
いる場所を直接示すアドレスおよび処理に必要な
付加情報が登録されている。前記アドルスの代り
に処理内容が記述されている場所を間接的に示す
ポインタが登録されていてもよい。次に前述の処
理終了後状態更新指標に従つて現状態の更新を行
う。ステツプS4で求めた状態更新指標として登
録されたポインタで、あらかじめ設定されている
状態更新パターンテーブル13をインデツクスし
て状態更新に必要なANDパターンおよびORパタ
ーンを求め、現状態を示すコード21をANDパ
ターン22およびORパターン24により論理演
算して更新された現状態のコード25を求める。
ブロツク23は現状態のコード21から更新され
た現状態のコード25を求める場合の中間値であ
る。前述の状態チエツクテーブルに登録されてい
る状態はマスクパターンで不要な部分を切り落さ
れた現状態に対する加工された状態であるから、
状態更新指標として更新された現状態を直接登録
することができない。従つて第2図下段に示され
るようなANDパターンおよびORパターンによる
論理演算処理を行つて現状態の状態構成要素を更
新する必要がある(S6)。なおANDパターンは更
新するビツトを消し、ORパターンは更新するビ
ツトを設定するものである。
The steps following each of the steps described above are shown in FIG. In step S5, processing is performed according to the processing index shown in the determined table.
As the processing index, an address directly indicating the location where the actual processing content is described and additional information necessary for the processing are registered. Instead of the address, a pointer that indirectly indicates the location where the processing content is described may be registered. Next, the current state is updated in accordance with the above-mentioned post-processing state update index. Using the pointer registered as the state update index obtained in step S4, the preset state update pattern table 13 is indexed to obtain the AND pattern and OR pattern necessary for state update, and the code 21 indicating the current state is ANDed. A logical operation is performed using the pattern 22 and the OR pattern 24 to obtain the updated current state code 25.
Block 23 is an intermediate value when determining the updated current state code 25 from the current state code 21. The state registered in the above-mentioned state check table is a processed state compared to the current state in which unnecessary parts have been cut off using the mask pattern.
The updated current state cannot be directly registered as a state update index. Therefore, it is necessary to update the state components of the current state by performing logical operation processing using an AND pattern and an OR pattern as shown in the lower part of FIG. 2 (S6). Note that the AND pattern erases the bits to be updated, and the OR pattern sets the bits to be updated.

(7) 発明の効果 本発明によれば、状態チエツクテーブルに登録
する状態数を減少させ、それによりメモリの削減
を可能とし、個々の処理から判断文を除くことに
よつて、処理の高速化および処理された情報の信
頼性の向上を達成することができる。
(7) Effects of the Invention According to the present invention, it is possible to reduce the number of states registered in the state check table, thereby reducing the amount of memory required, and by removing judgment statements from each process, processing speed can be increased. and improved reliability of the processed information can be achieved.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図および第2図は本発明の一実施例として
の状態管理方式を行う手順を説明する図である。 11……マスクパターンテーブル、12……状
態チエツクテーブル、13……状態更新パターン
テーブル、21……現状態コード、22……
ANDパターン、23……更新状態中間値、24
……ORパターン、25……更新された現状態コ
ード。
FIGS. 1 and 2 are diagrams illustrating a procedure for implementing a state management system as an embodiment of the present invention. 11...Mask pattern table, 12...Status check table, 13...Status update pattern table, 21...Current status code, 22...
AND pattern, 23...Updated state intermediate value, 24
...OR pattern, 25...Updated current status code.

Claims (1)

【特許請求の範囲】[Claims] 1 入力イベントとその時点での環境条件によつ
て処理内容が決定され処理終了後環境条件を更新
する情報処理装置における状態管理方式におい
て、該環境条件を該情報処理装置の状態の形で一
元管理し、各入力イベントの特徴に注目した状態
マスクパターンを設け、各入力イベントと各状態
から対応する処理指標および状態更新指標を求め
るための状態チエツクテーブルを入力イベントご
とに設け、該状態チエツクテーブルは該状態マス
クパターンを用いて当該入力イベントに不要な部
分をマスクし、該マスクされた状態チエツクテー
ブルを用いて各入力イベントおよび各状態に対応
する処理指標および状態更新指標を求め、該状態
更新指標により状態更新パターンテーブルを索引
し、当該状態更新パターンテーブルの内容により
状態構成要因の所要の要素を更新することを特徴
とする状態管理方式。
1 In a state management method for an information processing device in which the processing content is determined by an input event and the environmental conditions at that time and the environmental conditions are updated after the processing is completed, the environmental conditions are centrally managed in the form of the state of the information processing device. However, a state mask pattern focusing on the characteristics of each input event is provided, and a state check table is provided for each input event to obtain the corresponding processing index and state update index from each input event and each state. The state mask pattern is used to mask unnecessary parts of the input event, the masked state check table is used to obtain the processing index and state update index corresponding to each input event and each state, and the state update index is calculated using the state mask pattern. A state management method characterized in that a state update pattern table is indexed by a state update pattern table, and required elements of state constituent factors are updated based on the contents of the state update pattern table.
JP57190731A 1982-11-01 1982-11-01 State control system Granted JPS5981738A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57190731A JPS5981738A (en) 1982-11-01 1982-11-01 State control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57190731A JPS5981738A (en) 1982-11-01 1982-11-01 State control system

Publications (2)

Publication Number Publication Date
JPS5981738A JPS5981738A (en) 1984-05-11
JPS6232499B2 true JPS6232499B2 (en) 1987-07-15

Family

ID=16262846

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57190731A Granted JPS5981738A (en) 1982-11-01 1982-11-01 State control system

Country Status (1)

Country Link
JP (1) JPS5981738A (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5365514A (en) * 1993-03-01 1994-11-15 International Business Machines Corporation Event driven interface for a system for monitoring and controlling a data communications network
US5375070A (en) * 1993-03-01 1994-12-20 International Business Machines Corporation Information collection architecture and method for a data communications network
US5493689A (en) * 1993-03-01 1996-02-20 International Business Machines Corporation System for configuring an event driven interface including control blocks defining good loop locations in a memory which represent detection of a characteristic pattern
US5544077A (en) * 1994-01-19 1996-08-06 International Business Machines Corporation High availability data processing system and method using finite state machines
US5495426A (en) * 1994-01-26 1996-02-27 Waclawsky; John G. Inband directed routing for load balancing and load distribution in a data communication network
EP0669736A3 (en) * 1994-01-26 1997-01-08 Ibm Dynamic realtime routing in a data communications network.
US5526283A (en) * 1994-01-26 1996-06-11 International Business Machines Corporation Realtime high speed data capture in response to an event
JP2669604B2 (en) * 1994-01-26 1997-10-29 インターナショナル・ビジネス・マシーンズ・コーポレイション Position determination method and device
EP1329890A4 (en) 2000-10-19 2005-06-01 Scarabs Corp Co Ltd Information processing system
US7315429B2 (en) 2005-07-28 2008-01-01 International Business Machines Corporation Apparatus, method and program product for a multi-controller and multi-actuator storage device

Also Published As

Publication number Publication date
JPS5981738A (en) 1984-05-11

Similar Documents

Publication Publication Date Title
JPS6232499B2 (en)
DE112011103561T5 (en) Network processor and method for accelerating data packet parsing
DE19748547A1 (en) Modulo address generator circuit for digital signal processing
DE4302898A1 (en) Arithmetic logic unit with accumulator function - has two memories and counter with selection to reduce delay in processing
DE112018006540T5 (en) DYNAMIC REPLACEMENT OF A CALL TO A SOFTWARE LIBRARY WITH A CALL FROM AN ACCELERATOR
CN108197204B (en) File processing method and device
CN111654446B (en) Big data flow control method and device and flow server
JP2850837B2 (en) Analog part deletion hardware description generation method
KR20010024944A (en) A method for manufacturing and designing an electronic device and electronic apparatus
CN115150169B (en) Policy convergence method, device, system and medium
CN109542662B (en) Memory management method, device, server and storage medium
CN114064741B (en) Method, device and equipment for acquiring prepositive data and storage medium
DE19746076A1 (en) Circuit for modulo-address generation with reduced circuit area
CN109783523B (en) Data processing method, device, equipment and storage medium
JPH04148376A (en) Hierarchical arrangement processing system for printed circuit
DE4408106A1 (en) Method of simulating a circuit which is described in EDIF using a VHDL simulator on a computer
JP2642147B2 (en) Failure mode effect analysis simulation method
JPS5457923A (en) Faulty input/output device switching processing system in on-line system
SU935972A1 (en) Apparatus for calculating extremal values of functions
JPH04148377A (en) Allocating and arranging system for printed board
JPH06140506A (en) Processing system for wiring of semiconductor integrated circuit device
JPH0440723B2 (en)
JPH02287880A (en) Correct cell selecting device for logic circuit
JPS60174033A (en) Method of updating crt display data
JPH05128211A (en) Wiring path searching system