JPS62299180A - Adaptable type outline correcting device - Google Patents

Adaptable type outline correcting device

Info

Publication number
JPS62299180A
JPS62299180A JP61142395A JP14239586A JPS62299180A JP S62299180 A JPS62299180 A JP S62299180A JP 61142395 A JP61142395 A JP 61142395A JP 14239586 A JP14239586 A JP 14239586A JP S62299180 A JPS62299180 A JP S62299180A
Authority
JP
Japan
Prior art keywords
video signal
circuit
signal
output
outline
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP61142395A
Other languages
Japanese (ja)
Inventor
Akio Sasai
明夫 笹井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP61142395A priority Critical patent/JPS62299180A/en
Publication of JPS62299180A publication Critical patent/JPS62299180A/en
Pending legal-status Critical Current

Links

Landscapes

  • Picture Signal Circuits (AREA)

Abstract

PURPOSE:To correct the outline of the whole of a video signal by minimizing the correcting quantity of an outline correction to the video signal near the upper limit and near the lower limit of the dynamic range of the video signal, increasing a video signal gain to emphasize the outline. CONSTITUTION:The first fixed memory circuit 11 outputs, to the second adding circuit 12, an outline correcting signal G to convert an outline correcting signal F, which is the output of a subtracting circuit 9, to a nonlinear by the value of a control signal S outputted from a level detecting circuit 10. Namely, the correcting quantity of the outline correcting signal is minimized to the video signal near the upper limit and near the lower limit of a dynamic range. The second adding circuit 12 adds a video signal B outputted from the first delaying circuit 2 and the outline correcting signal G outputted from the first fixed memory circuit 11, and outputs an outline correcting video signal H to the second fixed memory circuit 13. The second fixed memory circuit 13 makes the video signal gain larger than 1' to the video signal near the upper limit and near the lowe limit and makes the video signal gain smaller than '1' to the video signal at the middle area.

Description

【発明の詳細な説明】 3、発明の詳細な説明 〔産業上の利用分野〕 この発明は、テレビジョン受信機において映像信号の輪
郭を補正する輪郭補正装置に関するものである。
Detailed Description of the Invention 3. Detailed Description of the Invention [Field of Industrial Application] The present invention relates to a contour correction device for correcting the contour of a video signal in a television receiver.

〔従来の技術〕[Conventional technology]

第2図は従来の輪郭補正装置を示し、1は映像信号Aを
入力する入力端子、2は入力端子1から入力した映像信
号Aを所定時間遅延させろ第1の遅延回路、3は第1の
遅延回路2より出力した映像信号Bを所定時間遅延させ
る第2の遅延回路、4は入力端子1から入力した映像信
号Aと第2の遅延回路3から出力した映像信号Cを加算
する第1の加算回路、5は第1の加算回路4から出力し
た映像信号D (=A十C)を1kにする除算回路、6
は第1の遅延回路2から出力した映@!信号Bを2@に
する乗算回路、7は乗算回路6の出力である映像信号2
Bから除算回路5の出力である映像信号D/2を減算す
る減算回路、8は減算回路7から出力した輪郭補正しt
こ映像信号E (= 2 B −(A+C)/2 )を
出力する出力端子である。
FIG. 2 shows a conventional contour correction device, where 1 is an input terminal for inputting a video signal A, 2 is a first delay circuit that delays the video signal A input from the input terminal 1 by a predetermined time, and 3 is a first delay circuit. A second delay circuit delays the video signal B output from the delay circuit 2 for a predetermined time; 4 is a first delay circuit that adds the video signal A input from the input terminal 1 and the video signal C output from the second delay circuit 3; Addition circuit 5 is a division circuit that divides the video signal D (=A + C) outputted from the first addition circuit 4 to 1k, 6
is the image @! output from the first delay circuit 2. A multiplier circuit converts signal B into 2@, 7 is video signal 2 which is the output of multiplier circuit 6
A subtraction circuit that subtracts the video signal D/2, which is the output of the division circuit 5, from B, and 8 is a contour correction circuit that is output from the subtraction circuit 7.
This is an output terminal that outputs a video signal E (= 2 B - (A+C)/2).

次に、動作について説明する。入力端子1から入力され
た第3図(81に示す映像信号Aは第1の遅延回路2と
第1の加算回路4に入力される。第1の遅延口gII2
は映像信号Aを所定時間遅延した第3図(blに示す映
像信号Bを第2の遅延回路3と乗算回路6に出力する。
Next, the operation will be explained. The video signal A shown in FIG. 3 (81) inputted from the input terminal 1 is inputted to the first delay circuit 2 and the first addition circuit 4.The first delay port gII2
outputs the video signal B shown in FIG.

第2の遅延回路3は映像信号Bを所定時間遅延した第3
図(c+に示す映像信号Cを第1の加算回路4に出力す
る。第1の加算回路4は、映像信号Aと映像信号Cを加
算した映像信号D (=A+C)を除算回路5に出力す
る。除算回路5は映像信号りを捧にした第3図(d)に
示す映像信号D/2を減算回路7に出力する。乗算回路
6は映像信号Bを2倍した映像信号2Bを減算回路7に
出力する。減算回路7は映像信号2Bより映像信号D/
2を減算し、第3図(e)に示す輪郭補正映像信号E(
=2B−(A+C)/2)を出力端子8に出力する。
The second delay circuit 3 is a third delay circuit which delays the video signal B by a predetermined time.
The video signal C shown in FIG. The division circuit 5 outputs the video signal D/2 shown in FIG. The subtraction circuit 7 outputs the video signal D/D from the video signal 2B.
2 is subtracted, and the contour-corrected video signal E(
=2B-(A+C)/2) is output to the output terminal 8.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

従来の輪郭補正装置は以上のように構成されており、映
像信号のダイナミックレンジにおける上限近傍および下
限近傍の映像信号は輪郭補正をして輪郭補正映像信号と
すると、映像信号のダイナミックレンジをオーバーし、
オーバーした部分がクリップされるため輪郭補正の効果
が少なくなる。
Conventional contour correction devices are configured as described above, and when the video signals near the upper and lower limits of the dynamic range of the video signal are subjected to contour correction to become a contour-corrected video signal, the dynamic range of the video signal is exceeded. ,
Since the overlapping portion is clipped, the effect of contour correction will be reduced.

又、黒レベル付近の雑音即ちダイナミックレンジの下限
近傍の雑音に輪郭補正をすると、目障りになるという問
題点があった。
Further, when contour correction is applied to noise near the black level, that is, noise near the lower limit of the dynamic range, there is a problem that it becomes an eyesore.

この発明は上記のような問題点を解決するために成され
たものであり、映像信号のダイナミックレンジをオーバ
ーすることなく映像信号の輪郭補正を効果的に行うこと
ができるとともに、ダイナミックレンジの下限近傍の雑
音を抑制することができる適応型輪郭補正装置を得るこ
とを目的とする。
This invention was made in order to solve the above-mentioned problems, and it is possible to effectively perform contour correction of a video signal without exceeding the dynamic range of the video signal, and also to correct the outline of the video signal without exceeding the dynamic range of the video signal. An object of the present invention is to obtain an adaptive contour correction device that can suppress nearby noise.

〔問題点を解決するための手段〕[Means for solving problems]

この発明に係る適応型輪郭補正装置は、映(象信号のダ
イナミックレンジにおける上限近傍および下限近傍の信
号を検出するレベル検出回路と、レベル検出回路により
検出された映像信号に対しては輪郭補正信号の補正量を
少(するような変換を行う第1の固定記憶回路と、映像
信号がダイナミックレンジの上限近傍および下限近傍の
とき映像信号利得を1より大きくするとともに中域の信
号に対しては映像信号利得を1より小さくするような変
換を行う第2の固定記憶回路を設けたものである。
The adaptive contour correction device according to the present invention includes a level detection circuit for detecting signals near the upper limit and near the lower limit in the dynamic range of the image signal, and a contour correction signal for the video signal detected by the level detection circuit. A first fixed storage circuit that performs conversion to reduce the amount of correction of A second fixed storage circuit is provided for converting the video signal gain to less than 1.

〔作 用〕[For production]

この発明においては、レベル検出回路によりダイナミッ
クレンジにおける上限近vj8よび下限近傍の映像信号
を検出し、これを輪郭補正映像信号の補正量を可変する
制御信号に変換して出力する。
In this invention, a level detection circuit detects a video signal near the upper limit vj8 and near the lower limit in the dynamic range, converts this into a control signal for varying the amount of correction of the contour-corrected video signal, and outputs the signal.

第1の固定記憶回路はこの制御信号により前記下限近傍
および下限近傍の映(象信号に対する輪郭補正信号の補
正量を少くする。又、第2の固定記憶回路は、ダイナミ
ックレンジの上限近傍および下限近傍の映像信号に対し
ては映像信号利得を1より大きくし、中域の映像信号に
対しては映像信号利得を1より小さくする。これにより
、映像信号のダイナミックレンジをオーバーすることな
く、輪郭補正映像信号のダイナミックレンジにおいて上
限近傍および下限近傍の映gIi信号の輪郭を強調でき
ろ。
The first fixed memory circuit uses this control signal to reduce the correction amount of the contour correction signal for the image signal near the lower limit and the lower limit. The video signal gain is set larger than 1 for nearby video signals, and the video signal gain is set smaller than 1 for mid-range video signals.This allows the contour to be adjusted without exceeding the dynamic range of the video signal. It is possible to emphasize the outline of the video gIi signal near the upper limit and near the lower limit in the dynamic range of the corrected video signal.

〔実施例〕〔Example〕

以下、この発明の実施例を図面とともに説明する。第1
図において、9は第1の遅延回路2の出力である映像信
号Bから除算回路5の出力である映像信号D/2を減算
する減算回路、10は第1の遅延回路2の出力である映
像信号Bから映像信号のダイナミックレンジにおけろ上
限近傍および下限近傍の映像信号を検出し、これを輪郭
補正信号の補正量を可変する制御信号Sに変換し出力す
るレベル検出回、路、11はレベル検出回路10から出
力した制御信号Sの値により減算回路9の出力である輪
郭補正信号F (=B −(A+C) /2)を非線形
に変換した輪郭補正信号Gを出力する第1の固定記憶回
路、12は第1の遅延回路2より出力した映像信号Bと
第1の固定記憶回路11から出力した輪郭補正信号Gを
加算する第2の加算回路、l3は第2の加算回路12か
ら出力した輪郭補正映像信号H(、、B+G)を非線形
に変換して輪郭補正映像信号Jを出力する第2の固定記
憶回路、8は輪郭補正した映像信号Jを出力する出力端
子である。
Embodiments of the present invention will be described below with reference to the drawings. 1st
In the figure, 9 is a subtraction circuit that subtracts the video signal D/2, which is the output of the division circuit 5, from the video signal B, which is the output of the first delay circuit 2, and 10 is the video signal, which is the output of the first delay circuit 2. A level detection circuit, circuit 11, detects from the signal B a video signal near the upper limit and near the lower limit in the dynamic range of the video signal, converts this into a control signal S for varying the correction amount of the contour correction signal, and outputs the control signal S. A first fixed circuit that outputs a contour correction signal G obtained by nonlinearly converting the contour correction signal F (=B − (A+C) /2), which is the output of the subtraction circuit 9, according to the value of the control signal S output from the level detection circuit 10. A storage circuit 12 is a second addition circuit that adds the video signal B output from the first delay circuit 2 and the contour correction signal G output from the first fixed storage circuit 11; l3 is a circuit from the second addition circuit 12; A second fixed storage circuit 8 non-linearly converts the output contour-corrected video signal H (, B+G) and outputs the contour-corrected video signal J, and 8 is an output terminal that outputs the contour-corrected video signal J.

次に、動作について説明する。減算回路9は、第4図(
e)に示すように第1の遅延口#+2の出力である映像
信号Bから除算回路5の出力である映像信号D/2を減
算した輪郭補正信号F(=B−(A+C)/2)を第1
の固定記憶回路11に出力する。レベル検出回路10は
映像信号のダイナミックレンジにおける上限近傍および
下限近傍でいくつかの閾値を設け、この閾値によって分
けられた例えばあるひとつの領域に、ある時間ある時間
長の映像信号Bが存在した場合、この領域固有の制御信
号Sをその時間その時間長だけ第1の固定記憶回路11
に出力する。例えば、第5図に示すように閾値によって
分けられる領域をP1〜P7の7つとし、映像信号Bが
領域P、、P、に存在するときは制御信号SをS=S+
ainとし、映像信号Bが領域P2.P、に存在すると
きZ才制御信号S = S2とし、映像信号Bが領域P
3.P、に存在するときは制御信号S = S。
Next, the operation will be explained. The subtraction circuit 9 is shown in FIG.
As shown in e), a contour correction signal F (=B-(A+C)/2) is obtained by subtracting the video signal D/2, which is the output of the division circuit 5, from the video signal B, which is the output of the first delay port #+2. The first
The output signal is output to the fixed storage circuit 11 of. The level detection circuit 10 has several threshold values near the upper limit and the lower limit in the dynamic range of the video signal, and when a video signal B of a certain length exists for a certain time in a certain area divided by the threshold values, for example, , the control signal S specific to this area is stored in the first fixed storage circuit 11 for that period of time.
Output to. For example, as shown in FIG. 5, if there are seven regions divided by threshold values, P1 to P7, and when video signal B exists in regions P, , P, control signal S is set to S=S+
ain, and the video signal B is in the area P2. When the Z control signal S = S2 exists in the area P, the video signal B is in the area P.
3. When present in P, the control signal S = S.

とし、映像信号Bが領域P4に存在するときは制御信号
5=SIIaχとする。第1の固定記憶回路11ば第6
図に示すように、レベル検出回路10から出力した制御
信号Sの値により減算回路9の出力である輪郭補正信号
Fを非線形に変換した輪郭補正信号Gを第2の加算回路
12に出力する。即ち、ダイナミックレンジの上限近傍
および下限近傍の映像信号に対しては輪郭補正信号の補
正量を少くする。第2の加算回路12は第1の遅延回路
2から出力した映像信号Bと第1の固定記憶回路11か
ら出力した輪郭補正信号Gを加算し、輪郭補正映像信号
Hを第2の固定記憶回路13に出力する。
Then, when the video signal B exists in the area P4, the control signal 5 is set as SIIaχ. The first fixed memory circuit 11 and the sixth
As shown in the figure, a contour correction signal G obtained by nonlinearly converting the contour correction signal F, which is the output of the subtraction circuit 9, according to the value of the control signal S output from the level detection circuit 10 is output to the second addition circuit 12. That is, the amount of correction of the contour correction signal is reduced for video signals near the upper and lower limits of the dynamic range. The second addition circuit 12 adds the video signal B output from the first delay circuit 2 and the contour correction signal G output from the first fixed storage circuit 11, and sends the contour correction video signal H to the second fixed storage circuit. Output to 13.

第2の固定記憶回路13は、第7図に示すように第2の
加算回路12から出力した輪郭補正映像信号Hをダイナ
ミックレンジにおいて上限近傍および下限近傍の映像信
号に対しては映像信号利得を1より大きくし、中域の映
像信号に対しては映像信号利得を1よ抄小さくするよう
に非線形な変換をし、信号Jを出力する。
As shown in FIG. 7, the second fixed storage circuit 13 applies a video signal gain to the contour-corrected video signal H output from the second addition circuit 12 for video signals near the upper limit and near the lower limit in the dynamic range. 1, and non-linear conversion is performed so that the video signal gain is made smaller than 1 for mid-range video signals, and a signal J is output.

上記した結果、従来では第8図(alに示す映像信号か
ら第8ffl(blに示すようにダイナミックレンジの
上限および下限近傍でクリップされる輪郭補正映像信号
を得ていたが、この実施例では第8図tc+に示すよう
にダイナミックレンジの上限および下限近傍の輪郭補正
映像信号はダイナミックレンジをオーバーしてクリップ
されることはなく、輪郭を強調することができろ。
As a result of the above, conventionally, a contour-corrected video signal clipped near the upper and lower limits of the dynamic range was obtained from the video signal shown in FIG. As shown in FIG. 8 tc+, the contour-corrected video signal near the upper and lower limits of the dynamic range is not clipped by exceeding the dynamic range, and the contour can be emphasized.

〔発明の効果〕〔Effect of the invention〕

以上のようにこの発明によれば、映像信号のダイナミッ
クレンジの上限近傍および下限近傍の映像信号に対して
は輪郭補正の補正量を少くし、映像信号利得を上げろこ
とにより輪郭を強調しているので、輪郭補正した映像イ
:号が映像信号のダイナミックレンジをオーバーしてク
リップされろことはなく、映像信号全体の輪郭補正を行
うことができる効果があり、また黒レベル付近において
は、輪郭補正による雑音の強調を抑える効果がある。
As described above, according to the present invention, the contours are emphasized by reducing the amount of contour correction and increasing the video signal gain for video signals near the upper and lower limits of the dynamic range of the video signal. Therefore, the contour-corrected video signal will not exceed the dynamic range of the video signal and be clipped, and the contour correction of the entire video signal can be performed. This has the effect of suppressing the emphasis of noise caused by

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの発明装置のブロック図、第2図および第3
図は夫々従来装置のブロック図および動作波形図、第4
図はこの発明装置の動作波形図、第5図はこの発明に係
るレベル検出回路の制御信号の説明図、第6図はこの発
明に係る第1の固定記憶回路の出力特性図、第7図は第
2の固定記憶回路の出力特性図、第8図は従来およびこ
の発明に係る輪郭補正映像信号の波形図である。 2.3・・遅延回路、4,12・・・加算回路、5・・
除算回路、9・・・減算回路、10・レベル検出回路、
11・・第1の固定記憶回路、13・・第2の固定記憶
回路。 尚、図中同一符号は同−又は相当部分を示す。
Figure 1 is a block diagram of this invention device, Figures 2 and 3.
The figures are a block diagram and an operating waveform diagram of a conventional device, respectively.
5 is an explanatory diagram of the control signal of the level detection circuit according to the invention, FIG. 6 is an output characteristic diagram of the first fixed memory circuit according to the invention, and FIG. is an output characteristic diagram of the second fixed storage circuit, and FIG. 8 is a waveform diagram of the contour-corrected video signal according to the conventional method and the present invention. 2.3...Delay circuit, 4,12...Addition circuit, 5...
Division circuit, 9. Subtraction circuit, 10. Level detection circuit,
11...First fixed memory circuit, 13...Second fixed memory circuit. Note that the same reference numerals in the figures indicate the same or corresponding parts.

Claims (1)

【特許請求の範囲】[Claims] (1)入力された映像信号を遅延させる遅延回路と、入
力された映像信号と遅延回路の出力とを加算する加算回
路と、加算回路の出力を除算する除算回路と、遅延回路
の出力から除算回路の出力を減算する減算回路を備え、
輪郭補正信号を出力する輪郭補正装置において、遅延回
路から出力された映像信号からそのダイナミックレンジ
における上限近傍および下限近傍の信号を検出するレベ
ル検出回路と、レベル検出回路により検出された映像信
号に対しては前記輪郭補正信号の補正量を少くするよう
に非線形な変換を行う第1の固定記憶回路と、輪郭補正
した映像信号のダイナミックレンジにおける上限近傍お
よび下限近傍の信号に対しては映像信号利得を1より大
きくするとともに中域の信号に対しては映像信号利得を
1より小さくするように非線形な変換を行う第2の固定
記憶回路を備えたことを特徴とする適応型輪郭補正装置
(1) A delay circuit that delays the input video signal, an addition circuit that adds the input video signal and the output of the delay circuit, a division circuit that divides the output of the addition circuit, and a division circuit that divides the output of the delay circuit. Equipped with a subtraction circuit that subtracts the output of the circuit,
In a contour correction device that outputs a contour correction signal, a level detection circuit detects a signal near the upper limit and a lower limit in the dynamic range from the video signal output from the delay circuit, and a a first fixed storage circuit that performs nonlinear conversion to reduce the amount of correction of the contour correction signal; and a video signal gain circuit for signals near the upper and lower limits of the dynamic range of the contour-corrected video signal. What is claimed is: 1. An adaptive contour correction device comprising: a second fixed storage circuit that performs non-linear conversion to make the video signal gain smaller than 1 for signals in the middle range and to make the video signal gain smaller than 1.
JP61142395A 1986-06-18 1986-06-18 Adaptable type outline correcting device Pending JPS62299180A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61142395A JPS62299180A (en) 1986-06-18 1986-06-18 Adaptable type outline correcting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61142395A JPS62299180A (en) 1986-06-18 1986-06-18 Adaptable type outline correcting device

Publications (1)

Publication Number Publication Date
JPS62299180A true JPS62299180A (en) 1987-12-26

Family

ID=15314356

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61142395A Pending JPS62299180A (en) 1986-06-18 1986-06-18 Adaptable type outline correcting device

Country Status (1)

Country Link
JP (1) JPS62299180A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1990013968A1 (en) * 1989-04-28 1990-11-15 Ikegami Tsushinki Co., Ltd. Contour emphasizing device for tv camera
EP0454355A2 (en) * 1990-04-27 1991-10-30 Canon Kabushiki Kaisha Image signal processing apparatus for edge enhancement

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1990013968A1 (en) * 1989-04-28 1990-11-15 Ikegami Tsushinki Co., Ltd. Contour emphasizing device for tv camera
US5247360A (en) * 1989-04-28 1993-09-21 Ikegami Tsushinki Co., Ltd. Contour-emphasizing apparatus in television camera
EP0454355A2 (en) * 1990-04-27 1991-10-30 Canon Kabushiki Kaisha Image signal processing apparatus for edge enhancement
US5696852A (en) * 1990-04-27 1997-12-09 Canon Kabushiki Kaisha Image signal processing apparatus

Similar Documents

Publication Publication Date Title
JPH04271669A (en) Gradation corrector
US5241386A (en) Video signal gradation corrector providing smooth correction while avoiding oscillation of a corrected output luminance signal due to noise and achieving fast response to sudden video scene changes
JPH0763133B2 (en) Scale factor generation circuit
JP3477871B2 (en) Video signal processing device
JPH0622172A (en) Image pickup device
JP3263772B2 (en) Video display device
JP2000115533A (en) Picture reader
JPS62299180A (en) Adaptable type outline correcting device
JPH0241950B2 (en)
JPS6190575A (en) Video signal processor
JP2576517B2 (en) Noise reduction circuit
US4875044A (en) Digital limiting circuit
JPS59221078A (en) Contour correcting system of picture signal
JPS6346881A (en) Digital outline correcting circuit
JPS62290268A (en) Noise eliminator
JP3278483B2 (en) Contour correction circuit
JPS635308Y2 (en)
JP2638148B2 (en) Signal correction device
KR0185930B1 (en) Noise eliminating apparatus for establishing critical level in according to signal level
JP2871400B2 (en) Contour correction circuit
JPH02309870A (en) Video signal correcting device
JPH0662278A (en) Video signal processor
JPH0132716B2 (en)
JPH0221702B2 (en)
JPH0410767A (en) Contour emphasizing circuit