JPS62256065A - 要求バツフア制御方式 - Google Patents

要求バツフア制御方式

Info

Publication number
JPS62256065A
JPS62256065A JP9823486A JP9823486A JPS62256065A JP S62256065 A JPS62256065 A JP S62256065A JP 9823486 A JP9823486 A JP 9823486A JP 9823486 A JP9823486 A JP 9823486A JP S62256065 A JPS62256065 A JP S62256065A
Authority
JP
Japan
Prior art keywords
input
output
request
shared memory
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9823486A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0525133B2 (enExample
Inventor
Junichi Kihara
淳一 木原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP9823486A priority Critical patent/JPS62256065A/ja
Publication of JPS62256065A publication Critical patent/JPS62256065A/ja
Publication of JPH0525133B2 publication Critical patent/JPH0525133B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP9823486A 1986-04-30 1986-04-30 要求バツフア制御方式 Granted JPS62256065A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9823486A JPS62256065A (ja) 1986-04-30 1986-04-30 要求バツフア制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9823486A JPS62256065A (ja) 1986-04-30 1986-04-30 要求バツフア制御方式

Publications (2)

Publication Number Publication Date
JPS62256065A true JPS62256065A (ja) 1987-11-07
JPH0525133B2 JPH0525133B2 (enExample) 1993-04-12

Family

ID=14214269

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9823486A Granted JPS62256065A (ja) 1986-04-30 1986-04-30 要求バツフア制御方式

Country Status (1)

Country Link
JP (1) JPS62256065A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5432912A (en) * 1988-08-31 1995-07-11 Kabushiki Kaisha Toshiba Method and channel apparatus for rearranging received data in order of generation of addresses

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5789127A (en) * 1980-11-25 1982-06-03 Nec Corp Controlling system for input-output instruction

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5789127A (en) * 1980-11-25 1982-06-03 Nec Corp Controlling system for input-output instruction

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5432912A (en) * 1988-08-31 1995-07-11 Kabushiki Kaisha Toshiba Method and channel apparatus for rearranging received data in order of generation of addresses

Also Published As

Publication number Publication date
JPH0525133B2 (enExample) 1993-04-12

Similar Documents

Publication Publication Date Title
US4494190A (en) FIFO buffer to cache memory
US5045997A (en) Data processor
US4860244A (en) Buffer system for input/output portion of digital data processing system
US6230229B1 (en) Method and system for arbitrating path contention in a crossbar interconnect network
US6693640B2 (en) Image processing apparatus and image processing system using the apparatus
JPH04222049A (ja) 属性データ記憶及びグラフィックスパイプラインアクセスを可能にするデータストリーム集信装置
SE515148C2 (sv) Styrning av cellväljare
US5625778A (en) Method and apparatus for presenting an access request from a computer system bus to a system resource with reduced latency
US5481681A (en) Data transfer operations between two asynchronous buses
US20060047754A1 (en) Mailbox interface between processors
EP0479702A2 (en) System for transferring data between buses, using direct memory access devices
US5835779A (en) Message transmission among processing units using interrupt control technique
US7216185B2 (en) Buffering apparatus and buffering method
US20040230717A1 (en) Processing device
US5842044A (en) Input buffer device for a printer using an FIFO and data input method
JPS62256065A (ja) 要求バツフア制御方式
US6701407B1 (en) Multiprocessor system with system modules each having processors, and a data transfer method therefor
US20020078267A1 (en) Scheduler for a data memory access having multiple channels
US4639860A (en) Wrap-around logic for interprocessor communications
EP0675446A1 (en) Multi-processor system including priority arbitrator for arbitrating request issued from processors
US20020032818A1 (en) Information processing system
US7472212B2 (en) Multi CPU system
EP0341670B1 (en) Processing time allocation system and method
US6055607A (en) Interface queue with bypassing capability for main storage unit
JPH0831877B2 (ja) パケツトスイツチ

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term