JPS6224324A - Software protection method - Google Patents

Software protection method

Info

Publication number
JPS6224324A
JPS6224324A JP60163592A JP16359285A JPS6224324A JP S6224324 A JPS6224324 A JP S6224324A JP 60163592 A JP60163592 A JP 60163592A JP 16359285 A JP16359285 A JP 16359285A JP S6224324 A JPS6224324 A JP S6224324A
Authority
JP
Japan
Prior art keywords
program
software
gate array
execution
gate circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60163592A
Other languages
Japanese (ja)
Inventor
Hisashi Ito
伊藤 比佐志
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP60163592A priority Critical patent/JPS6224324A/en
Publication of JPS6224324A publication Critical patent/JPS6224324A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To attain the complete protection of software by inhibiting the normal execution of a desired program in case the output code signal obtained when a specific gate signal is applied to a specific gate circuit is not equal to the prescribed one. CONSTITUTION:A personal computer 1 applies (FF)16, for example, to a gate array 2 from an I/O port 4 according to a protection program when this program is started. Then the computer 1 checks whether the input supplied from an I/O port 5 is equal or not to (64FF)16 corresponding to a prescribed code R. If the coincidence is secured between said input and the (64FF)16, it is decided that the gate array added to the program is put into the computer 1. Then the execution is allowed with a desired processing program. If no coincidence is detected, no insertion of said gate array is decided. Then the result of this decision is displayed on a display and at the same time the execution of the desired program is inhibited to complete the procedure. As a result, the execution is impossible with the desired processing program as long as additional specific gate array is not put into the computer 1.

Description

【発明の詳細な説明】 産業上の利用分野 本発明はパーソナルコンピュータ〔以下、パソコンと略
す〉用ソフトウェアのプロテクト法に関する。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a method for protecting software for personal computers (hereinafter abbreviated as personal computers).

従来の技術 近年、パソコンの普及はめざましく、今後、さらに普及
していくと思われる。パソコンを利用するにはソフトウ
ェアは不可欠である。多くのパソコン用のソフトウェア
が出まわっているが、ソフトウェアを不法にコピーして
利用している使用者が多い。これを防ぐために従来では
プロテクトの方法が多く提案されているが、これらのプ
ロテクト方法は、いずれもソフトウェア処理によって、
例えばフロッピィデスクのI10ボートなどをランダム
に変化させるなどして行われているにすぎない。
BACKGROUND OF THE INVENTION In recent years, personal computers have become increasingly popular, and are expected to become even more popular in the future. Software is essential to using a computer. Although there is a lot of software for computers on the market, many users illegally copy and use the software. To prevent this, many protection methods have been proposed in the past, but all of these protection methods use software processing to
For example, this is simply done by randomly changing the I10 port of a floppy desk.

発明が解決しようとする問題点 しかしこのような従来の方法では、ソフトウェアのバッ
クアップをとることが出来ない。そのために、万一、ソ
フトウェアが破壊された時はソフトウェアメーカから新
しいフロッピィデスクを取り寄せなくてはならなかった
。また、゛ブロテクト破り”のソフトウェアがすぐに出
現するのが現状であって、有効なプロテクト方法とはい
えない問題がある。
Problems to be Solved by the Invention However, with such conventional methods, it is not possible to back up software. Therefore, in the unlikely event that the software was destroyed, it was necessary to order a new floppy disk from the software manufacturer. In addition, the current situation is that software that "breaks protection" appears quickly, making it difficult to say that this is an effective protection method.

本発明はソフトウェアのバックアップを自由にとること
が可能でかつ十分なプロテクト効果を期待できる、ソフ
トウェアのプロテクト方法を提供することを目的とする
SUMMARY OF THE INVENTION An object of the present invention is to provide a software protection method that allows software to be backed up freely and that can be expected to have a sufficient protection effect.

問題点を解決するための手段 本発明のソフトウェアのプロテクト方法は、パーソナル
コンピュータにソフトウェアをかけるに際し、ソフトウ
ェアに目的処理プログラムの他にプロテクトプログラム
を形成し、パーソナルコンピュータには実行する前記ソ
フトウェアのプロテクトプログラムに応じた特定ゲート
回路を接続し、プロチクドブログラム実行時には特定ゲ
ート回路に特定コード信号を印加してその時の特定ゲー
ト回路からの出力コード信号がプロテクトプログラムの
所定コードであるかをチェックし、このチェック結果が
前記所定コードでない場合に前記目的処理プログラムの
正常な実行を禁止することを特徴とする。
Means for Solving Problems The software protection method of the present invention is such that when software is installed on a personal computer, a protection program is formed in the software in addition to the target processing program, and the personal computer is provided with a protection program for the software to be executed. Connect a specific gate circuit according to the protection program, apply a specific code signal to the specific gate circuit when executing the protected program, and check whether the output code signal from the specific gate circuit at that time is the specified code of the protected program, If the check result is not the predetermined code, normal execution of the target processing program is prohibited.

作用 この構成によると、ソフトウェア自体が容易に複製され
ても、特定ゲート回路は複製が難しく、特定ゲート回路
がなければ正常なプログラム処理を実行できないため、
十分なプロテクト効果を期待できる。
Effects According to this configuration, even if the software itself is easily copied, the specific gate circuit is difficult to copy, and normal program processing cannot be executed without the specific gate circuit.
A sufficient protective effect can be expected.

実施例 以下、本発明の具体的な一実施例を図面に基づいて説明
する。ここでは特定ゲート回路としてゲートアレイを使
用し、これを8ビツトCPUを有するパソコンのI10
ボートに接続した場合を例に挙げて説明する。
Embodiment Hereinafter, a specific embodiment of the present invention will be described based on the drawings. Here, a gate array is used as a specific gate circuit, and this is connected to the I10 of a personal computer with an 8-bit CPU.
This will be explained using an example where it is connected to a boat.

第1図はパソコン1とゲートアレイ2との接続部を示す
。3はパソコンのデータバス、4.5はパソコンの拡張
スロットに差し込まれた第1、第2のI10ボート、6
はラッチ回路であって、前記ゲートアレイ2は第1の!
10ポート4がら入力信号3inを受けて、出力信号3
0utをラッチ回路6と第2のI10ボート5を介して
8ピツトCPU(図示せず〕へ取り込まれる。
FIG. 1 shows a connection between a personal computer 1 and a gate array 2. As shown in FIG. 3 is the data bus of the personal computer, 4.5 is the first and second I10 ports inserted into the expansion slot of the personal computer, and 6 is the data bus of the personal computer.
is a latch circuit, and the gate array 2 is the first !
10 port 4 receives input signal 3in, output signal 3
0ut is taken into the 8-pit CPU (not shown) via the latch circuit 6 and the second I10 port 5.

なお、ここでパソコン1にかけられるソフトウェアは、
目的処理プログラムとプロテクトプログラムとで構成さ
れており、プロテクトプログラムには前記入力信号3i
nの内容と、前記ソフトウェアに付属している特定ゲー
ト回路としてのゲートアレイに前記入力信号Sinを印
加して得られる出力信@ 3 outの内容が所定コー
ドRとして書込まれている。第2図はゲートアレイ2の
一例を示す。
The software that can be applied to PC 1 here is:
It is composed of a purpose processing program and a protect program, and the protect program includes the input signal 3i.
The contents of n and the contents of the output signal @3out obtained by applying the input signal Sin to a gate array as a specific gate circuit attached to the software are written as a predetermined code R. FIG. 2 shows an example of the gate array 2. As shown in FIG.

次に前記プロテクトプログラムと第1図のゲートアレイ
2との関係を詳細に説明する。パソコン1はプログラム
が起動した時にI10ボート4からプロテクトプログラ
ムに従ってたとえば第3図のようにf(FF)mJをゲ
ートアレイ2に印加してI10ボート5の入力が前記所
定コードRに対応するr(64)w+Jとなっているか
を調べる。
Next, the relationship between the protection program and the gate array 2 shown in FIG. 1 will be explained in detail. When the program is started, the personal computer 1 applies f(FF)mJ from the I10 port 4 to the gate array 2 as shown in FIG. 64) Check whether w+J is established.

ここで一致を検出すればプログラムに付属のゲートアレ
イがパソコンに差込まれていると判定して目的処理プロ
グラムの実行を許す。一致を検出しない場合には付属の
ゲートアレイが差込まれていないと判定してパソコンに
接続されたディスプレイにその旨を表示してすると共に
目的処理プログラムの実行を禁止して終tする。従って
、プログラムに付属している特定のゲートアレイを差込
まれていなければ目的処理プログラムを実行することは
出来ない。
If a match is detected here, it is determined that the gate array attached to the program is inserted into the personal computer, and execution of the target processing program is permitted. If no match is detected, it is determined that the attached gate array is not inserted, a message to that effect is displayed on the display connected to the personal computer, execution of the target processing program is prohibited, and the process ends. Therefore, the target processing program cannot be executed unless the specific gate array attached to the program is inserted.

上記実施例では、特定ゲート回路をゲートアレイ2だけ
で構成したが、第1、第2の110ボート4.5とゲー
トアレイ2およびラッチ回路6とを特定ゲート回路とし
てソフトウェアに付属させても同様である。
In the above embodiment, the specific gate circuit is composed of only the gate array 2, but the same effect can be obtained by attaching the first and second 110 ports 4.5, the gate array 2, and the latch circuit 6 to the software as a specific gate circuit. It is.

上記実施例では、特定ゲート回路を論理回路から成るゲ
ートアレイ2としたが、これはROMやPALで構成す
ることも出来る。
In the above embodiment, the specific gate circuit is the gate array 2 made up of logic circuits, but it can also be made up of ROM or PAL.

上記実施例では、プログラムの最初にプロテクトプログ
ラムが実施されるものとして説明したが、これは目的処
理プログラムの途中の任意の場所に介挿しても同様であ
る。
Although the above embodiment has been described on the assumption that the protect program is executed at the beginning of the program, the same holds true even if the protect program is inserted at any arbitrary location in the middle of the target processing program.

発明の詳細 な説明のように本発明のソフトウェアのブロテクト方法
は、ソフトウェアと特定ゲート回路とを対で販売し、ソ
フトウェア付属の特定ゲート回路をパソコンに接続して
使用しなければ目的処理を実行出来ず、ソフトウェアが
不正に複製され、かつ特定ゲート回路の内容が解析され
たとしても、そのハードウェアを作成するには設備が必
要であるため、一般の利用者が特定ゲート回路を複製し
て作ることは非常に難しく、従来のソフトウェア単体に
よるプロテクト方法に比べて、より確実なプロテクト効
果を期待できるものである。
As described in the detailed description of the invention, the software protection method of the present invention is such that the software and the specific gate circuit are sold as a pair, and the intended process cannot be executed unless the specific gate circuit included with the software is connected to a personal computer. First, even if the software is illegally copied and the contents of a specific gate circuit are analyzed, it is necessary for general users to make a copy of the specific gate circuit because equipment is required to create the hardware. It is very difficult to do this, and compared to traditional protection methods using only software, it can be expected to have a more reliable protection effect.

【図面の簡単な説明】[Brief explanation of drawings]

図面は本発明のプロテクト方法の具体的な一実施例を示
し、第1図はパソコンと特定ゲート回路との接続部の構
成図、第2図は特定ゲート回路としての論理回路による
ゲートアレイの構成図、第3図はゲートアレイの入出力
信号の説明図である。 1・・・パソコン、2・・・ゲートアレイ(特定ゲート
回路〕、3・・・データバス、4.5・・・第1、第2
のI10ボート 代理人   森  本  義  仏 画7図 第2図 、/ 第8図 s、ASotrt
The drawings show a specific embodiment of the protection method of the present invention, and FIG. 1 is a configuration diagram of a connection part between a personal computer and a specific gate circuit, and FIG. 2 is a configuration of a gate array using a logic circuit as a specific gate circuit. 3 are explanatory diagrams of input/output signals of the gate array. 1... Personal computer, 2... Gate array (specific gate circuit), 3... Data bus, 4.5... First, second
I10 boat agent Yoshi Morimoto Buddhist painting 7 Figure 2, / Figure 8 s, ASotrt

Claims (1)

【特許請求の範囲】[Claims] 1、パーソナルコンピュータにソフトウェアをかけるに
際し、ソフトウェアに目的処理プログラムの他にプロテ
クトプログラムを形成し、パーソナルコンピュータには
実行する前記ソフトウェアのプロテクトプログラムに応
じた特定ゲート回路を接続し、プロテクトプログラム実
行時には特定ゲート回路に特定コード信号を印加してそ
の時の特定ゲート回路からの出力コード信号がプロテク
トプログラムの所定コードであるかをチェックし、この
チェック結果が前記所定コードでない場合に前記目的処
理プログラムの正常な実行を禁止するソフトウェアのプ
ロテクト方法。
1. When applying software to a personal computer, a protection program is formed in the software in addition to the intended processing program, and a specific gate circuit is connected to the personal computer according to the protection program of the software to be executed. A specific code signal is applied to the gate circuit to check whether the output code signal from the specific gate circuit at that time is a predetermined code of the protection program, and if the check result is not the predetermined code, the target processing program is normal. A method of protecting software that prohibits its execution.
JP60163592A 1985-07-24 1985-07-24 Software protection method Pending JPS6224324A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60163592A JPS6224324A (en) 1985-07-24 1985-07-24 Software protection method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60163592A JPS6224324A (en) 1985-07-24 1985-07-24 Software protection method

Publications (1)

Publication Number Publication Date
JPS6224324A true JPS6224324A (en) 1987-02-02

Family

ID=15776846

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60163592A Pending JPS6224324A (en) 1985-07-24 1985-07-24 Software protection method

Country Status (1)

Country Link
JP (1) JPS6224324A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63316239A (en) * 1987-06-19 1988-12-23 Hitachi Ltd Method of protecting security in terminal device
JPS6410841U (en) * 1988-06-28 1989-01-20
JPH0556823U (en) * 1992-01-17 1993-07-27 株式会社クボタ Bucket conveyor for grain transportation

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63316239A (en) * 1987-06-19 1988-12-23 Hitachi Ltd Method of protecting security in terminal device
JPS6410841U (en) * 1988-06-28 1989-01-20
JPH0556823U (en) * 1992-01-17 1993-07-27 株式会社クボタ Bucket conveyor for grain transportation

Similar Documents

Publication Publication Date Title
JP6404283B2 (en) System and method for executing instructions to initialize a secure environment
US20050223220A1 (en) Secure virtual machine monitor to tear down a secure execution environment
US7849315B2 (en) Method for managing operability of on-chip debug capability
US8479022B2 (en) Secure mode indicator for smart phone or PDA
US7107460B2 (en) Method and system for securing enablement access to a data security device
US5953502A (en) Method and apparatus for enhancing computer system security
EP0325776B1 (en) A trusted path mechanism for an operating system
US20050071668A1 (en) Method, apparatus and system for monitoring and verifying software during runtime
EP0408689A1 (en) System and method of protecting integrity of computer data and software
JP2009540405A (en) Secure boot system, method and program spanning multiple processors
JPH027640A (en) Apparatus for establishing high reliability transmission line between terminal console and high reliability imaginary terminal
JPH0520775B2 (en)
CN113987599B (en) Method, device, equipment and readable storage medium for realizing firmware trusted root
WO2024048946A1 (en) Method and apparatus for protecting non-fungible token digital assets
JPS6224324A (en) Software protection method
JP3008856B2 (en) How to approve connection at docking station
JP2001236132A (en) Method and program for providing tamper resistance
CN107305607B (en) One kind preventing the independently operated method and apparatus of backstage rogue program
WO2022100247A1 (en) Method for switching execution environment and related device
RU2174254C1 (en) Optimizing system for open-ended operating system kernel to meet data safety requirements
Karger et al. Multics Security Evaluation Volume 2: Vulnerability Analysis
JPS62171031A (en) Firmware protecting device
KR100421635B1 (en) Method for protecting program(software) in mobile communication system
JPH02238536A (en) Storage protecting circuit
CN115310055A (en) Software integrity protection method based on double watchdog