JPS622352B2 - - Google Patents

Info

Publication number
JPS622352B2
JPS622352B2 JP56016093A JP1609381A JPS622352B2 JP S622352 B2 JPS622352 B2 JP S622352B2 JP 56016093 A JP56016093 A JP 56016093A JP 1609381 A JP1609381 A JP 1609381A JP S622352 B2 JPS622352 B2 JP S622352B2
Authority
JP
Japan
Prior art keywords
memory
processor
processors
return
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56016093A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57130164A (en
Inventor
Makoto Tazaki
Yukio Kamya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56016093A priority Critical patent/JPS57130164A/ja
Publication of JPS57130164A publication Critical patent/JPS57130164A/ja
Publication of JPS622352B2 publication Critical patent/JPS622352B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP56016093A 1981-02-05 1981-02-05 Synchronization adjusting circuit Granted JPS57130164A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56016093A JPS57130164A (en) 1981-02-05 1981-02-05 Synchronization adjusting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56016093A JPS57130164A (en) 1981-02-05 1981-02-05 Synchronization adjusting circuit

Publications (2)

Publication Number Publication Date
JPS57130164A JPS57130164A (en) 1982-08-12
JPS622352B2 true JPS622352B2 (enrdf_load_stackoverflow) 1987-01-19

Family

ID=11906894

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56016093A Granted JPS57130164A (en) 1981-02-05 1981-02-05 Synchronization adjusting circuit

Country Status (1)

Country Link
JP (1) JPS57130164A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59844B2 (ja) * 1978-08-14 1984-01-09 日本電気株式会社 入出力装置制御方式

Also Published As

Publication number Publication date
JPS57130164A (en) 1982-08-12

Similar Documents

Publication Publication Date Title
US3886524A (en) Asynchronous communication bus
EP0130470B1 (en) System and method for resolving contention among a plurality of asynchronous bus master devices connected to a common bus
EP0135879B1 (en) Interface circuit and method for connecting a memory controller with a synchronous or an asynchronous bus system
US4390969A (en) Asynchronous data transmission system with state variable memory and handshaking protocol circuits
US4503490A (en) Distributed timing system
US5892981A (en) Memory system and device
US5040109A (en) Efficient protocol for communicating between asychronous devices
EP0476990A2 (en) Dynamic bus arbitration
US5237696A (en) Method and apparatus for self-timed digital data transfer and bus arbitration
US5625796A (en) Method and apparatus for concurrently accessing multiple memories with different timing requirements
GB1462690A (en) Computer comprising three data processors
JPH077376B2 (ja) システムバス制御方法
JPH02253464A (ja) プログラマブルなデータ転送タイミング
US5255373A (en) Decreasing average time to access a computer bus by eliminating arbitration delay when the bus is idle
US3551894A (en) Serial cross-bar bussing system
US5263150A (en) Computer system employing asynchronous computer network through common memory
US4967390A (en) Bus driving and decoding circuit
JPH0232656B2 (enrdf_load_stackoverflow)
US6701407B1 (en) Multiprocessor system with system modules each having processors, and a data transfer method therefor
JPS622352B2 (enrdf_load_stackoverflow)
US5453983A (en) Port controller
US6408353B1 (en) Microcomputer having sampling function of retry requesting signal in syncronization with strobe signal
US4872108A (en) Device having multiplexer for enabling priority and non-priority common circuit
US4567571A (en) Memory control for refreshing in a step mode
JP2502030B2 (ja) 同期式デ―タ処理システム用の同期化装置