JPS6222853Y2 - - Google Patents

Info

Publication number
JPS6222853Y2
JPS6222853Y2 JP2182282U JP2182282U JPS6222853Y2 JP S6222853 Y2 JPS6222853 Y2 JP S6222853Y2 JP 2182282 U JP2182282 U JP 2182282U JP 2182282 U JP2182282 U JP 2182282U JP S6222853 Y2 JPS6222853 Y2 JP S6222853Y2
Authority
JP
Japan
Prior art keywords
address
selection circuit
signal
signals
gates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP2182282U
Other languages
English (en)
Japanese (ja)
Other versions
JPS58125881U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP2182282U priority Critical patent/JPS58125881U/ja
Publication of JPS58125881U publication Critical patent/JPS58125881U/ja
Application granted granted Critical
Publication of JPS6222853Y2 publication Critical patent/JPS6222853Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP2182282U 1982-02-17 1982-02-17 アドレス選択回路 Granted JPS58125881U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2182282U JPS58125881U (ja) 1982-02-17 1982-02-17 アドレス選択回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2182282U JPS58125881U (ja) 1982-02-17 1982-02-17 アドレス選択回路

Publications (2)

Publication Number Publication Date
JPS58125881U JPS58125881U (ja) 1983-08-26
JPS6222853Y2 true JPS6222853Y2 (enrdf_load_stackoverflow) 1987-06-10

Family

ID=30033938

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2182282U Granted JPS58125881U (ja) 1982-02-17 1982-02-17 アドレス選択回路

Country Status (1)

Country Link
JP (1) JPS58125881U (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS58125881U (ja) 1983-08-26

Similar Documents

Publication Publication Date Title
Dreibelbis et al. Processor-based built-in self-test for embedded DRAM
US3961252A (en) Testing embedded arrays
DE69802663T2 (de) Hochgeschwindigkeitsprüfsystem für speichereinrichtung
US4608669A (en) Self contained array timing
US6370665B1 (en) Semiconductor integrated circuit and recording medium
US7781890B2 (en) Structure and method for parallel testing of dies on a semiconductor wafer
KR100303618B1 (ko) 셀프-타임식메모리어레이를갖는완전테스트가능한칩
JPS6238600A (ja) 半導体記憶装置
US6834366B2 (en) Method of outputting internal information through test pin of semiconductor memory and output circuit thereof
KR100295546B1 (ko) 반도체디바이스시험장치
US4742490A (en) Integrated semiconductor memory
US20020133750A1 (en) Integrated circuit having a test operating mode and method for testing a multiplicity of such circuits
US20220341991A1 (en) Chip testing apparatus and system
WO1998014954A1 (fr) Controleur de memoire
JPS6222853Y2 (enrdf_load_stackoverflow)
US6352868B1 (en) Method and apparatus for wafer level burn-in
US6981199B2 (en) Method for arranging data output by semiconductor testers to packet-based devices under test
US6507801B1 (en) Semiconductor device testing system
US5978945A (en) Tester arrangement comprising a connection module for testing, by way of the boundary scan test method, a carrier provided with a first number of digital ICS with BST logic and a second number of digital ICS without BST logic
US20080316846A1 (en) Semiconductor memory device capable of storing data of various patterns and method of electrically testing the semiconductor memory device
US6158029A (en) Method of testing an integrated circuit having a memory and a test circuit
Ohtani et al. A shared built-in self-repair analysis for multiple embedded memories
US6034880A (en) Embedded memory device and method of performing a burn-in process on the embedded memory device
US6836440B2 (en) Method of checking electrical connections between a memory module and a semiconductor memory chip
JP2659222B2 (ja) メモリ回路