JPS62163168A - ベクトル処理方式 - Google Patents
ベクトル処理方式Info
- Publication number
- JPS62163168A JPS62163168A JP474286A JP474286A JPS62163168A JP S62163168 A JPS62163168 A JP S62163168A JP 474286 A JP474286 A JP 474286A JP 474286 A JP474286 A JP 474286A JP S62163168 A JPS62163168 A JP S62163168A
- Authority
- JP
- Japan
- Prior art keywords
- vector
- processing
- loops
- loop
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Devices For Executing Special Programs (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP474286A JPS62163168A (ja) | 1986-01-13 | 1986-01-13 | ベクトル処理方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP474286A JPS62163168A (ja) | 1986-01-13 | 1986-01-13 | ベクトル処理方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62163168A true JPS62163168A (ja) | 1987-07-18 |
| JPH053030B2 JPH053030B2 (enrdf_load_stackoverflow) | 1993-01-13 |
Family
ID=11592367
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP474286A Granted JPS62163168A (ja) | 1986-01-13 | 1986-01-13 | ベクトル処理方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62163168A (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8332989B2 (en) | 2002-09-12 | 2012-12-18 | Valeo Systémes d'Essuyage | Adapter for fixing a windscreen wiper blade to an arm |
| JP2017041162A (ja) * | 2015-08-21 | 2017-02-23 | 日本電気株式会社 | 最適化装置、方法およびプログラム |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58149567A (ja) * | 1982-02-27 | 1983-09-05 | Fujitsu Ltd | ベクトル・レングス制御範囲融合処理方式 |
-
1986
- 1986-01-13 JP JP474286A patent/JPS62163168A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58149567A (ja) * | 1982-02-27 | 1983-09-05 | Fujitsu Ltd | ベクトル・レングス制御範囲融合処理方式 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8332989B2 (en) | 2002-09-12 | 2012-12-18 | Valeo Systémes d'Essuyage | Adapter for fixing a windscreen wiper blade to an arm |
| JP2017041162A (ja) * | 2015-08-21 | 2017-02-23 | 日本電気株式会社 | 最適化装置、方法およびプログラム |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH053030B2 (enrdf_load_stackoverflow) | 1993-01-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5526499A (en) | Speculative load instruction rescheduler for a compiler which moves load instructions across basic block boundaries while avoiding program exceptions | |
| Padua et al. | Advanced compiler optimizations for supercomputers | |
| Bacon et al. | Compiler transformations for high-performance computing | |
| Hoogerbrugge et al. | Transport-triggering vs. operation-triggering | |
| Click | Global code motion/global value numbering | |
| EP1296227B1 (en) | Valid instruction dispatching and execution | |
| EP1280056B1 (en) | Generation of debugging information | |
| JP3687982B2 (ja) | メモリ回路および機能ユニットのグループを備えた処理装置 | |
| Ebcioglu et al. | Optimizations and oracle parallelism with dynamic translation | |
| Krishnaiyer et al. | An advanced optimizer for the IA-64 architecture | |
| JPH04336378A (ja) | 情報処理装置 | |
| Schlansker et al. | Height reduction of control recurrences for ILP processors | |
| JPS62163168A (ja) | ベクトル処理方式 | |
| Pol et al. | Trimedia CPU64 application development environment | |
| Foley et al. | Efficient partitioning of fragment shaders for multiple-output hardware | |
| Poplawski | The unlimited resource machine (URM) | |
| Dhamdhere et al. | Characterization of program loops in code optimization | |
| JPS59165147A (ja) | コンパイラにおける条件文のベクトル命令化方式 | |
| Logothetis et al. | Compiling short‐circuit boolean expressions in one pass | |
| JP3578493B2 (ja) | 長語命令生成方法および命令処理装置 | |
| JP3705367B2 (ja) | 命令処理方法 | |
| Shin et al. | Identification of microprogrammable loops for problem oriented architecture synthesis | |
| JPS58149567A (ja) | ベクトル・レングス制御範囲融合処理方式 | |
| Spertus | Dataflow computation for the J-Machine | |
| JPH02132525A (ja) | コンパイル方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |