JPS6215902B2 - - Google Patents

Info

Publication number
JPS6215902B2
JPS6215902B2 JP15483379A JP15483379A JPS6215902B2 JP S6215902 B2 JPS6215902 B2 JP S6215902B2 JP 15483379 A JP15483379 A JP 15483379A JP 15483379 A JP15483379 A JP 15483379A JP S6215902 B2 JPS6215902 B2 JP S6215902B2
Authority
JP
Japan
Prior art keywords
memory access
time
access request
time information
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP15483379A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5679354A (en
Inventor
Nobuyoshi Tsucha
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP15483379A priority Critical patent/JPS5679354A/ja
Publication of JPS5679354A publication Critical patent/JPS5679354A/ja
Publication of JPS6215902B2 publication Critical patent/JPS6215902B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Bus Control (AREA)
JP15483379A 1979-11-29 1979-11-29 Memory access control system Granted JPS5679354A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15483379A JPS5679354A (en) 1979-11-29 1979-11-29 Memory access control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15483379A JPS5679354A (en) 1979-11-29 1979-11-29 Memory access control system

Publications (2)

Publication Number Publication Date
JPS5679354A JPS5679354A (en) 1981-06-29
JPS6215902B2 true JPS6215902B2 (https=) 1987-04-09

Family

ID=15592869

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15483379A Granted JPS5679354A (en) 1979-11-29 1979-11-29 Memory access control system

Country Status (1)

Country Link
JP (1) JPS5679354A (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5833744A (ja) * 1981-08-21 1983-02-28 Canon Inc 情報処理装置
JP2514671B2 (ja) * 1987-11-10 1996-07-10 日本電信電話株式会社 デ―タアクセス制御方法

Also Published As

Publication number Publication date
JPS5679354A (en) 1981-06-29

Similar Documents

Publication Publication Date Title
US4849882A (en) Vector processing system for processing plural vector instruction streams
US7360035B2 (en) Atomic read/write support in a multi-module memory configuration
JP3088241B2 (ja) 割当要求を調整するシステムとその方法
JP2008293484A (ja) バッファメモリ共有装置
US3447135A (en) Peripheral data exchange
US5568635A (en) Physical memory allocation system, program execution scheduling system, and information processor
US4358829A (en) Dynamic rank ordered scheduling mechanism
JPH07175698A (ja) ファイルシステム
KR20140048186A (ko) 메모리 콘트롤러와 이 메모리 콘트롤러의 작동방법
US8490102B2 (en) Resource allocation management using IOC token requestor logic
US20050223147A1 (en) Method and apparatus for allocating bus access rights in multimaster bus systems
US20060047874A1 (en) Resource management apparatus
US6782441B1 (en) Arbitration method and apparatus
CA2323116A1 (en) Graphic processor having multiple geometric operation units and method of processing data thereby
US6425032B1 (en) Bus controller handling a dynamically changing mix of multiple nonpre-emptable periodic and aperiodic devices
JPS6215902B2 (https=)
KR102230669B1 (ko) 실시간 고속 데이터 병렬 처리 장치 및 방법
US7281095B2 (en) Memory device control system
JPS594733B2 (ja) キヨウツウバスセイギヨカイロ
KR100973419B1 (ko) 버스 중재 방법 및 장치
US20050066097A1 (en) Resource management apparatus
JP7510382B2 (ja) 共有リソースへのアクセスを調停するためのシステム及び方法
CN121029323B (zh) 加速器设备及加速器设备的控制方法
US12386734B2 (en) Data processing device and associated memory management method
JPH0376505B2 (https=)