JPS62150951A - Information transfer circuit - Google Patents

Information transfer circuit

Info

Publication number
JPS62150951A
JPS62150951A JP29142385A JP29142385A JPS62150951A JP S62150951 A JPS62150951 A JP S62150951A JP 29142385 A JP29142385 A JP 29142385A JP 29142385 A JP29142385 A JP 29142385A JP S62150951 A JPS62150951 A JP S62150951A
Authority
JP
Japan
Prior art keywords
information
circuit
transmission
transmission line
transmission path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP29142385A
Other languages
Japanese (ja)
Inventor
Toru Kojima
徹 小島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP29142385A priority Critical patent/JPS62150951A/en
Publication of JPS62150951A publication Critical patent/JPS62150951A/en
Pending legal-status Critical Current

Links

Landscapes

  • Small-Scale Networks (AREA)

Abstract

PURPOSE:To avoid the collision of information on a transmission line without increase in the overhead of the software by inserting a changeover switch to a transmission line, storing a data sent from other station into a memory at the sending of a signal and sending the data again to the transmission line after its own station information is sent. CONSTITUTION:A transmission circuit 3, and the 1st and 2nd reception circuits 2, 5 are provided to transmit/receive information via a unidirectional transmission line and a changeover switch 4 and an FIFO system register 6 are provided. The changeover switch 4 cuts off a low-order side of the transmission line at the transmission of information to input an input signal to the 2nd reception circuit 5. The register 6 of the FIFO system stores an output of the 2nd reception circuit 5 and the stored content is sent to the low-order side of the transmission line via the transmission circuit 3 after the end of transmission of information.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明は、単方向性伝送路に対してランダムアシセス方
式によシ情報を送受信する情報転送回路に関する。
DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to an information transfer circuit that transmits and receives information to and from a unidirectional transmission path using a random access method.

(従来の技術) 従来、この種の情報転送回路には、情報の衝突を避ける
ために送受権を保持していることを表わすトークンを情
報転送回路間で授受するトークン方式、伝送路を監視し
て信号が伝送路上にないときに情報を発生するC8MA
方式、ならびにcsMA方式において複数の発信による
信号衝突を検出するC8MA/CD方式が公知である。
(Prior Art) Conventionally, this type of information transfer circuit has a token system in which a token indicating that the right to send and receive is held between the information transfer circuits to avoid information collisions, and a token system in which the transmission path is monitored. C8MA that generates information when no signal is on the transmission path.
The C8MA/CD method, which detects signal collisions caused by multiple transmissions in the csMA method, is well known.

(発明が解決しようとする問題点) 上述した従来の情報転送回路のうちでトークン方式はト
ークンの授受やトークン消失時の再生に複雑な手順が必
要なため、通信時のオーバーヘッドが大きくなるととも
に、複雑なソフトウェアが必要になるという欠点がある
(Problems to be Solved by the Invention) Among the above-mentioned conventional information transfer circuits, the token method requires complicated procedures for sending and receiving tokens and regenerating tokens when they are lost, resulting in large communication overhead and The disadvantage is that it requires complex software.

C8MA方式では衝突した情報の検出と再送とのための
手段が必要なため、通信時のオーバヘッドが増加すると
いう欠点があシ、C8MA/CD方式では信号の衝突を
検出するための回路が必要になるとともに、情報の再送
のためのノブドウエアが必要になるという欠点がある。
The C8MA method requires a means to detect and retransmit collided information, which has the disadvantage of increasing communication overhead, while the C8MA/CD method requires a circuit to detect signal collisions. At the same time, it has the disadvantage that it requires additional air for retransmission of information.

本発明の目的は、送信回路と受信回路とを備え、単方向
性伝送路を介して情報の送受信を行う情報転送回路にお
いて、情報送出時に伝送路を切断して信号を他の受信回
路に入力し、さらにFIFO方式のレジスタによシ受信
回路の出力を保持し、情報送出終了後に保持した内容を
送信回路を介して伝送路へ送出することによって上記欠
点を除去し、複雑なソフトウェアを必要としないように
構成した情報転送回路を提供することにある。
An object of the present invention is to provide an information transfer circuit that includes a transmitting circuit and a receiving circuit and transmits and receives information via a unidirectional transmission path, in which the transmission path is cut when transmitting information and the signal is input to another receiving circuit. Furthermore, by holding the output of the receiving circuit in a FIFO type register and sending the held content to the transmission path via the transmitting circuit after the information has been sent, the above disadvantages are eliminated and complicated software is not required. An object of the present invention is to provide an information transfer circuit configured to prevent the above information from being transferred.

(問題点を解決するための手段) 本発明による情報転送回路は、送信回路と、第1および
第2の受信回路とを備えて単方向伝送路を介して情報の
送受信を行うためのものであって、切換えスイッチと、
FIFO方式のレジスタとを具備して構成したものであ
る。
(Means for Solving the Problems) An information transfer circuit according to the present invention includes a transmitting circuit and first and second receiving circuits, and is configured to transmit and receive information via a unidirectional transmission path. There is a changeover switch,
It is configured to include a FIFO type register.

切換えスイッチは、情報の送信時には伝送路の下位側を
切断して入力信号を第2の受信回路に入力するためのも
のである。
The changeover switch is used to cut off the lower side of the transmission path and input the input signal to the second receiving circuit when transmitting information.

FIFO方式のレジスタは、第2の受信回路の出力を保
持しておき、情報の送信終了後には前記保持された内容
を送信回路を介して伝送路の下位側に送出するためのも
のである。
The FIFO type register is used to hold the output of the second receiving circuit, and after the transmission of information is completed, to send the held contents to the lower side of the transmission path via the transmitting circuit.

(実施例) 次に、本発明について図面を参照して説明する。(Example) Next, the present invention will be explained with reference to the drawings.

第1図は、本発明による情報転送回路の一実施例を示す
ブロック図である。第1図において、lは単方向性伝送
路、2Fi、受信回路、3は送信回路、4は切換えスイ
ッチ、5は第2の受信回路、6はFIFO方式のレジス
タ、7は情報転送口□路である。
FIG. 1 is a block diagram showing an embodiment of an information transfer circuit according to the present invention. In Fig. 1, l is a unidirectional transmission line, 2Fi is a receiving circuit, 3 is a transmitting circuit, 4 is a changeover switch, 5 is a second receiving circuit, 6 is a FIFO type register, and 7 is an information transfer port □ path. It is.

第1図において、伝送路1i右方から左方への単方向性
伝送路であり、これに受信回路2および送信回路3が接
続されて情報の送受信が行われる。
In FIG. 1, a transmission path 1i is a unidirectional transmission path from right to left, and a receiving circuit 2 and a transmitting circuit 3 are connected to this to transmit and receive information.

さらに、伝送路lの中間に切換えスイッチlが置かれ、
ここで切換えられた信号は第2の受信回路5で受信され
る。第2の受信回路5のデータは先入れ先出し方式(F
IFO)のレジスタ6に保持される。レジスタ6は送信
回路lに接続され、保持されたデータは伝送路に送出さ
れる。情報転送回路7が信号を送出しない場合には、切
換えスイッチ4は伝送路側に閉じており、情報は受信回
路2で受信されるとともに、この局を自由に通過するこ
ともできる。
Furthermore, a changeover switch l is placed in the middle of the transmission line l,
The signal switched here is received by the second receiving circuit 5. The data in the second receiving circuit 5 is processed using a first-in, first-out method (F
IFO) is held in register 6. The register 6 is connected to the transmitting circuit 1, and the held data is sent to the transmission line. When the information transfer circuit 7 does not send out a signal, the changeover switch 4 is closed to the transmission line side, and the information is received by the receiving circuit 2 and can also freely pass through this station.

一方、情報転送回路7が信号を送出する場合には、伝送
路に信号がないとき送信回路3から信号は伝送路に送出
されるが、このとき、切換えスイッチ4は第2の受信回
路5の側に閉じて送信中に他局からきた信号はレジスタ
6に保持される。送信回路3はデータ送出完了後、レジ
スタ6に保持されたデータは伝送路に送出婆れる。
On the other hand, when the information transfer circuit 7 sends a signal, the signal is sent from the transmission circuit 3 to the transmission path when there is no signal on the transmission path. Signals received from other stations during transmission with the terminal closed to the side are held in the register 6. After the transmission circuit 3 completes data transmission, the data held in the register 6 is transmitted to the transmission path.

(発明の効果) 以上説明したように本発明は、伝送路に切換えスイッチ
を挿入し、信号の発信時に他局から送られてきたデータ
をメモリに保持し、自局情報の送出後にこれを再度伝送
路に送出することにより、伝送路上での情報の衝突をソ
フトウェアのオーバヘッドの増加なしにわずかの回路の
増加によって回避できるという効果がある。烙らに、本
発明によれば情報の衝突がないため、ソフトウェアによ
る衝突の検出と再送の手順を大幅に簡略化することがで
きるという効果がある。
(Effects of the Invention) As explained above, the present invention inserts a changeover switch into the transmission path, stores data sent from another station when a signal is transmitted in memory, and then reuses the data after transmitting own station information. By sending the information to the transmission path, there is an effect that collisions of information on the transmission path can be avoided with no increase in software overhead and only a slight increase in circuitry. Moreover, according to the present invention, since there is no information collision, the software-based collision detection and retransmission procedures can be greatly simplified.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は、本発明による情報転送回路の一実施例を示す
ブロック図である。 l・・・伝送路 2.5・・・受信回路 3・・・送信回路 4・・・切換えスイッチ 611・会レジスタ 7・・・情報転送回路
FIG. 1 is a block diagram showing an embodiment of an information transfer circuit according to the present invention. l... Transmission line 2.5... Receiving circuit 3... Transmitting circuit 4... Selector switch 611, register 7... Information transfer circuit

Claims (1)

【特許請求の範囲】[Claims] 送信回路と第1および第2の受信回路とを備えて単方向
伝送路を介して情報の送受信を行うための情報転送回路
であつて、前記情報の送信時には前記伝送路の下位側を
切断して入力信号を前記第2の受信回路に入力するため
の切換えスイッチと、第2の受信回路の出力を保持して
おき、前記情報の送信終了後には前記保持された内容を
前記送信回路を介して前記伝送路の下位側に送出するた
めのFIFO式のレジスタとを具備して構成したことを
特徴とする情報転送回路。
An information transfer circuit for transmitting and receiving information via a unidirectional transmission path, comprising a transmitting circuit and first and second receiving circuits, wherein the lower side of the transmission path is disconnected when transmitting the information. a changeover switch for inputting an input signal to the second receiving circuit, and an output of the second receiving circuit, and after the transmission of the information is completed, the held contents are transmitted through the transmitting circuit. An information transfer circuit comprising: a FIFO type register for transmitting data to a lower side of the transmission path.
JP29142385A 1985-12-24 1985-12-24 Information transfer circuit Pending JPS62150951A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29142385A JPS62150951A (en) 1985-12-24 1985-12-24 Information transfer circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29142385A JPS62150951A (en) 1985-12-24 1985-12-24 Information transfer circuit

Publications (1)

Publication Number Publication Date
JPS62150951A true JPS62150951A (en) 1987-07-04

Family

ID=17768685

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29142385A Pending JPS62150951A (en) 1985-12-24 1985-12-24 Information transfer circuit

Country Status (1)

Country Link
JP (1) JPS62150951A (en)

Similar Documents

Publication Publication Date Title
EP0156542B1 (en) Interconnection of communications networks
US4337465A (en) Line driver circuit for a local area contention network
EP0307931B1 (en) Interface module for connecting collision detection LAN user terminals to a switching network having a different access mode.
US6519229B1 (en) Transmission path interface apparatus
US4191941A (en) Switch matrix for data transfers
JPS62150951A (en) Information transfer circuit
EP0279627A2 (en) Communication apparatus
JPH0439819B2 (en)
RU2060539C1 (en) Device for data transmission and channel access for local-area network
RU1815646C (en) Device for information interchange
JPH0521378B2 (en)
JPH0229259B2 (en)
JPS6370637A (en) Slot ring network system
JPS645497B2 (en)
JPS5935538B2 (en) Transmission control method
JPS59117352A (en) Communication system using bus
JPS63121962A (en) Data transfer system for asynchronous data
JPS6059837A (en) Transmission confirming system
JPH0191552A (en) Data transmission equipment
JPS62284542A (en) Annular common bus communication system
JPH03219740A (en) Terminal interface device
JPH01168126A (en) Multiple access communication system
GB2248998A (en) Multiple HDLC processor
JPS6366102B2 (en)
JPH10126441A (en) Packet communication system