JPS62136970A - High voltage equipment - Google Patents
High voltage equipmentInfo
- Publication number
- JPS62136970A JPS62136970A JP27677785A JP27677785A JPS62136970A JP S62136970 A JPS62136970 A JP S62136970A JP 27677785 A JP27677785 A JP 27677785A JP 27677785 A JP27677785 A JP 27677785A JP S62136970 A JPS62136970 A JP S62136970A
- Authority
- JP
- Japan
- Prior art keywords
- high voltage
- voltage
- dynamic focus
- output
- cable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Details Of Television Scanning (AREA)
Abstract
Description
【発明の詳細な説明】
〔発明の利用分野〕
本発明は、高品位ＴＶ用カラーディスプレイ等に高速高
圧安定化回路とダイナミックフォーカス回路を設けた場
合の高圧装置に関するものである。DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to a high-voltage device when a high-speed, high-voltage stabilizing circuit and a dynamic focus circuit are provided in a high-definition TV color display or the like.
従来、この種の高圧装置の中には、高圧出力電圧を分割
抵抗器等により検出し、基準電圧と比較して、その誤差
が少な（なる様に高圧回路の電源電圧を制御して、高圧
出力電圧を定電圧５化する電源制御方式（高圧安定化回
路を設げたもの）が知られている。（特開昭５６−１４
９１７８号公報、特開昭５６−１４０７７１号公報）し
かし、従来の電源制御方式高圧安定回路では、電源の出
力容量のため電源電圧を高速に変化させることができず
、制御の応答速度が遅い欠点があった。これを改善して
、高速応答が可能な電源制御方式高圧安定化回路を適用
した場合、ダイナミックフォーカス出力の振幅を変化さ
せたときに高圧制御動作が不安定、になるという問題点
が認識されていなかった。Conventionally, this type of high-voltage equipment detects the high-voltage output voltage using a dividing resistor, compares it with a reference voltage, and controls the power supply voltage of the high-voltage circuit so that the error is small. A power supply control system (equipped with a high-voltage stabilizing circuit) that sets the output voltage to a constant voltage of 5 is known.
(No. 9178, Japanese Unexamined Patent Publication No. 140771/1982) However, with conventional power supply control type high voltage stabilizing circuits, the power supply voltage cannot be changed rapidly due to the output capacity of the power supply, and the control response speed is slow. was there. If this problem is improved and a high-voltage stabilization circuit with a power control method capable of high-speed response is applied, a problem has been recognized in which the high-voltage control operation becomes unstable when the amplitude of the dynamic focus output is changed. There wasn't.
本発明の目的は、上記従来技術の欠点を除去し、ダイナ
ミックフォーカス回路を付加した場合でも高圧を安定に
高速制御することが可能な高圧装置を提供することにあ
る。SUMMARY OF THE INVENTION An object of the present invention is to eliminate the drawbacks of the prior art described above and to provide a high voltage device that can stably control high voltage at high speed even when a dynamic focus circuit is added.
上記目的を達成すをため、本発明による高圧装置は、高
圧検出電圧をその低圧側より検出している高圧分割抵抗
器より出る高圧ケーブル（ＣＲ−ＢＯＸ ヘ出るケーブ
ルおよびスクリーンリード線）をシールドすること、ま
たは、フォーカス電圧、スクリーン電圧を分割出力する
従来の分割抵抗器に加えて、高圧検出電圧のみを分割出
力する高圧分割抵抗器を新たに設けることによって、高
圧検出電圧にダイナミックフォーカス出力が外乱として
混入することを防止し、ダイナミックフォーカス出力の
振幅を変化させても高圧制御動作が不安定にならない様
にしたものである。In order to achieve the above object, the high-voltage device according to the present invention shields the high-voltage cable (cable and screen lead wire coming out to the CR-BOX) coming out from the high-voltage dividing resistor that detects the high-voltage detection voltage from its low-voltage side. Alternatively, in addition to the conventional dividing resistor that divides and outputs the focus voltage and screen voltage, by newly providing a high voltage dividing resistor that divides and outputs only the high voltage detection voltage, the dynamic focus output can be prevented from disturbing the high voltage detection voltage. This prevents the high voltage control operation from becoming unstable even if the amplitude of the dynamic focus output is changed.
以下、図を参照して本発明の一実施例を説明する。第１
図は、本発明の高圧装置の一実施例を示す回路図である
。高圧分割抵抗器８から出る高圧ケーブル（ＯＲ−ＢＯ
Ｘ２４へ出るケーブル２０およびスクリーンリード＃
２１ ’）をシールド線にして、高圧検出電圧（ｖＳ）
にダイナミックフォーカス出力が外乱として混入するこ
とを防止している。Hereinafter, one embodiment of the present invention will be described with reference to the drawings. 1st
The figure is a circuit diagram showing an embodiment of the high voltage device of the present invention. High voltage cable coming out from high voltage dividing resistor 8 (OR-BO
Cable 20 and screen lead exiting to X24 #
21') as a shield wire, high voltage detection voltage (vS)
This prevents the dynamic focus output from being mixed in as a disturbance.
第１図において、１はスイッチングパルス入力端子、２
は高圧出力トランジスタ、５はダンパーダイオード、４
は共振コンデンサ、５はフライバックトランスｓ６は高
圧整流ダイオード。In Figure 1, 1 is a switching pulse input terminal, 2 is a switching pulse input terminal, and 2 is a switching pulse input terminal.
is a high voltage output transistor, 5 is a damper diode, 4
5 is a resonant capacitor, 5 is a flyback transformer s6 is a high voltage rectifier diode.
７は高圧出力端子、８は高圧分割抵抗器、９はフォーカ
ス電圧可変抵抗器、１０はスクリーン電圧可変抵抗器、
１１は高圧検出抵抗器、１２は高圧検出電圧（ｖＳ）端
子、１５は正電源端子、１４は高圧検出トランジスタ、
１５．１６は誤差増幅用差動トランジスタ、１７は高
圧制御トランジスタ、１８はダイオード、１９はコンデ
ンサ、２０は高圧ケーブル、２１はスクリーンリード線
、２２はフォーカス電圧出力端子、２３はスクリーン電
圧出力端子。7 is a high voltage output terminal, 8 is a high voltage dividing resistor, 9 is a focus voltage variable resistor, 10 is a screen voltage variable resistor,
11 is a high voltage detection resistor, 12 is a high voltage detection voltage (vS) terminal, 15 is a positive power supply terminal, 14 is a high voltage detection transistor,
15 and 16 are differential transistors for error amplification, 17 is a high voltage control transistor, 18 is a diode, 19 is a capacitor, 20 is a high voltage cable, 21 is a screen lead wire, 22 is a focus voltage output terminal, and 23 is a screen voltage output terminal.
２４はＣＲ−ＢＯＸ 、 ２５．２６は高圧抵抗器、２
７は平滑用コンデンサ、２８は結合コンデンサ、２９は
水平パラボラ入力端子、５０は垂直パラボラ波入力端子
、３１はダイナミックフォーカス回路、５２゜５５．５
４．５５は抵抗器、５６はツェーナーダイオード。24 is CR-BOX, 25.26 is high voltage resistor, 2
7 is a smoothing capacitor, 28 is a coupling capacitor, 29 is a horizontal parabolic input terminal, 50 is a vertical parabolic wave input terminal, 31 is a dynamic focus circuit, 52° 55.5
4.55 is a resistor, 56 is a Zener diode.
５９ヲエ基準電圧端子、４０は高圧発生回路、４１は高
速高圧安定化回路である。59 is a reference voltage terminal, 40 is a high voltage generation circuit, and 41 is a high speed high voltage stabilization circuit.
図を用い℃高圧発生回路４０および高速高圧安定化回路
４１の動作を説明する。The operation of the °C high voltage generation circuit 40 and the high speed high voltage stabilization circuit 41 will be explained using the figures.
スイッチングパルス入力端子１に周期ＴＨのスイッチン
グパルス（通常は水平同期パルス）が入力されると、高
圧出力トランジスタ２はスイッチング動作し、フライバ
ックトランス５の１次側にパルス電流が流れ、２次側に
高電圧が誘起される。整流ダイオード６によりこの高電
圧を整流し、高圧出力端子７に直流高圧が出力される。When a switching pulse (usually a horizontal synchronizing pulse) with a period of TH is input to the switching pulse input terminal 1, the high voltage output transistor 2 performs a switching operation, a pulse current flows to the primary side of the flyback transformer 5, and a pulse current flows to the secondary side of the flyback transformer 5. A high voltage is induced in the This high voltage is rectified by the rectifier diode 6, and a DC high voltage is output to the high voltage output terminal 7.
この直流高圧は高圧分割抵抗器８と高圧検出抵抗器１１
により分割され、高圧検出トランジスタ１４を経て、誤
差増幅用差動トランジスタ１５０ベースに印加さルる。This DC high voltage is connected to the high voltage dividing resistor 8 and the high voltage detection resistor 11.
It is applied to the base of the error amplification differential transistor 150 via the high voltage detection transistor 14.
誤差増幅用差動トランジスタ１６０ペースは、ツェナー
ダイオード５６抵抗器５４からなる基準電圧源に接続さ
れている。The error amplification differential transistor 160 is connected to a reference voltage source consisting of a Zener diode 56 and a resistor 54.
高圧出力′電流が流れ、高圧出力電圧が低下すると誤差
増幅用差動トランジスタ１５０ベース電圧カ低下するた
め、高圧制御トランジスタ１７０ベース電圧が低下し、
その結果コレクタ電圧が上昇し、フライバックトランス
５０２次側の高圧出力が高くなるように高圧が制御され
、高圧が安定化される。When the high voltage output current flows and the high voltage output voltage decreases, the base voltage of the differential transistor for error amplification 150 decreases, so the base voltage of the high voltage control transistor 170 decreases.
As a result, the collector voltage increases, the high voltage is controlled so that the high voltage output on the secondary side of the flyback transformer 50 becomes high, and the high voltage is stabilized.
次に、ダイナミックフォーカス回路５１は、 ＣＲＴの
表示画面全域にわたって最適なフォーカス電圧が得られ
る様なフォーカス補正波形を与える回路である。上記回
路は、端子２９．５０から水平、垂直パラボラ波を入力
し、乗算、加算して増幅し、第２図にその例を示す様な
ダイナミックフォーカス出力波形を出力する。フォーカ
ス電圧可変抵抗器９から取り出した電圧と上記出力波形
とをＣＲ−ＢＯＸ２４によって重畳させて、フォーカス
電圧出力端子２２へ印加する。Next, the dynamic focus circuit 51 is a circuit that provides a focus correction waveform such that an optimum focus voltage can be obtained over the entire display screen of the CRT. The above circuit inputs horizontal and vertical parabolic waves from terminals 29 and 50, multiplies, adds and amplifies them, and outputs a dynamic focus output waveform as shown in FIG. The voltage taken out from the focus voltage variable resistor 9 and the above output waveform are superimposed by the CR-BOX 24 and applied to the focus voltage output terminal 22.
前記高速高圧安定化回路４１は制御ループ中に大きな時
定数を含まないため制御の応答速度を極めて速くできる
が、高圧分割抵抗８が非常に高インピーダンスであり、
さらにこの高圧分割抵抗器８より出るスクリーンリード
線２１やＣＲ−ＢＯＸへ出るケーブル２０が長いのでこ
れらのリード線がダイナミックフォーカス出力を誘導に
より拾い、その結果、高圧検出電圧ｖＳに上記ダイナミ
ックフォーカス出力が外乱として混入し、制御動作を不
安定にする。このとき、制御ルーフ内ニローパスフィル
タ用のコンデンサを付ケることは、制御の応答速度を遅
くするので採用できない。そこで、高圧分割抵抗器８か
ら出る高圧ケーブル（ＣＲ−ＢＯＸ２４へ出るケーブル
２０およびスクリーンリード線２１）をシールドするこ
とによって、制御の応答速度を遅くすることなく、ダイ
ナミックフォーカス出力の振幅を変化させたときでも高
圧制御動作を安定に保つことができるようにした。The high-speed high-voltage stabilizing circuit 41 does not include a large time constant in the control loop, so the control response speed can be extremely fast; however, the high-voltage dividing resistor 8 has a very high impedance.
Furthermore, since the screen lead wire 21 coming out from this high voltage dividing resistor 8 and the cable 20 going out to the CR-BOX are long, these lead wires pick up the dynamic focus output by induction, and as a result, the above dynamic focus output is added to the high voltage detection voltage vS. It mixes in as a disturbance and makes control operation unstable. At this time, it is not possible to attach a capacitor for a low-pass filter inside the control roof because it slows down the response speed of the control. Therefore, by shielding the high voltage cable coming out of the high voltage dividing resistor 8 (the cable 20 going out to the CR-BOX 24 and the screen lead wire 21), the amplitude of the dynamic focus output can be changed without slowing down the control response speed. This makes it possible to maintain stable high-pressure control operation even when
第６図は、ダイナミックフォーカス出力が高圧検出電圧
ｖ８に混入する量を示す周波数特性図である。Ｍ５図よ
り、本発明によれば、高圧検出電圧ＶＳへのダイナミッ
クフォーカス出力の混入を従来と比較して約５５ｄＢ（
ｆ ＝ １０１０（ｚ）低減できることがわかる。FIG. 6 is a frequency characteristic diagram showing the amount of the dynamic focus output mixed into the high voltage detection voltage v8. From Figure M5, according to the present invention, the mixing of the dynamic focus output into the high voltage detection voltage VS is reduced by approximately 55 dB (compared to the conventional method).
It can be seen that f = 1010(z) can be reduced.
また、第４図は、ダイナミックフォーカス出力の振幅な
０から最大値まで変化させたときに高圧制御動作が不安
定になるため発生する高圧変動量、ＩＦＪｇｖを示す特
性図である。第４図より、本発明によれば、従来と比較
して高圧変動量を著しく減少できることがわかる。こ２
１は、高圧安定化回路が安定動作していることを示して
いる。Further, FIG. 4 is a characteristic diagram showing the amount of high voltage fluctuation, IFJgv, which occurs because the high voltage control operation becomes unstable when the amplitude of the dynamic focus output is changed from 0 to the maximum value. From FIG. 4, it can be seen that according to the present invention, the amount of high pressure fluctuation can be significantly reduced compared to the conventional method. This 2
1 indicates that the high voltage stabilizing circuit is operating stably.
第５因は本発明の第２の実施例を示す回路図であり、第
１図と比較してフォーカス電圧、スクリーン電圧を分割
出力する従来の高圧分割抵抗器８に加えて、高圧検出電
圧のみを分割出力する高圧分割抵抗ｐｖｐ５７および高
圧検出抵抗器外を設け、ケーブル２０．スクリーンリー
ド線２１をシールドしていない点が異なっている。この
場合は、分割抵抗器８からＣＲ−ＢＯＸ２４へ出るケー
ブル２０およびスクリーンリードｍ２１をシールドせず
に第１図の回路とほぼ同等の効果を得ることができる。The fifth factor is a circuit diagram showing a second embodiment of the present invention, in which, compared to FIG. The cable 20. The difference is that the screen lead wire 21 is not shielded. In this case, substantially the same effect as the circuit shown in FIG. 1 can be obtained without shielding the cable 20 and screen lead m21 coming out from the dividing resistor 8 to the CR-BOX 24.
第５図のその他の動作は、第５図と同様である。The other operations in FIG. 5 are the same as those in FIG.
以上説明した様に、本発明によれば高圧装置において、
高圧検出電圧にダイナミックフォーカス出力が外乱とし
て混入することを防止できるので、ダイナミックフォー
カス出力の振幅を変化させたときに高圧制御動作が不安
定になることを防止できる効果がある。As explained above, according to the present invention, in a high pressure device,
Since it is possible to prevent the dynamic focus output from being mixed into the high voltage detection voltage as a disturbance, it is possible to prevent the high voltage control operation from becoming unstable when the amplitude of the dynamic focus output is changed.
第１図は本発明の高圧装置の一実施例を示す回路図、第
２図はフォーカス電圧に重畳させるダイナミックフォー
カス出力波形図、第５図はダイナミック７オーカス出力
が高圧検出電圧ＶＪに混入する量を示す周波数特性図、
第４図はダイナミックフォーカス出力の振幅を０から最
大まで変化させたときに発生する高圧変動量、ｄ、ｘｖ
を示す特性図、第５図は本発明の第２の実施例を示す回
路図である。
６・・・高圧整流ダイオード、７・・・高圧出力端子、
８・・・高圧分割抵抗器、９・・・フォーカス電圧可変
抵抗器、１０・・・スクリーン電圧可変抵抗器、１１・
・・高圧検出抵抗、１２・・・高圧検出電圧端子、１５
・・・正。
電源端子、１４・・・高圧検出トランジスタ、 １．８
・・・ダイオード、１９・・・コンデンサ、２０・・・
高圧ケーブル、２５．２６・・・高圧抵抗器、２７・・
・平滑用コンデンサ、２８・・・結合コンデンサ、５１
・・・ダイナミックフォーカス回路、５６・・・ツェナ
ーダイオード、３７・・・・高圧分割抵抗器、５８・・
・高圧検出抵抗器、５９・・・高圧安定化回路基準電圧
端子、４０・・・高圧発生回路、４１・・・高速高圧安
定化回路。Fig. 1 is a circuit diagram showing an embodiment of the high voltage device of the present invention, Fig. 2 is a dynamic focus output waveform diagram superimposed on the focus voltage, and Fig. 5 is the amount of the dynamic 7 orcus output mixed into the high voltage detection voltage VJ. Frequency characteristic diagram showing
Figure 4 shows the amount of high voltage fluctuation, d, xv, that occurs when the amplitude of the dynamic focus output is changed from 0 to the maximum.
FIG. 5 is a circuit diagram showing a second embodiment of the present invention. 6... High voltage rectifier diode, 7... High voltage output terminal,
8... High voltage dividing resistor, 9... Focus voltage variable resistor, 10... Screen voltage variable resistor, 11...
...High voltage detection resistor, 12...High voltage detection voltage terminal, 15
...Correct. Power supply terminal, 14... High voltage detection transistor, 1.8
...Diode, 19...Capacitor, 20...
High voltage cable, 25.26... High voltage resistor, 27...
・Smoothing capacitor, 28...Coupling capacitor, 51
...Dynamic focus circuit, 56...Zener diode, 37...High voltage dividing resistor, 58...
- High voltage detection resistor, 59... High voltage stabilization circuit reference voltage terminal, 40... High voltage generation circuit, 41... High speed high voltage stabilization circuit.
Claims (1)
ＣＲ（容量、抵抗）−ＢＯＸ、ダイナミックフォーカス
回路からなる高圧装置において、高圧分割抵抗器から出
るＣＲ−ＢＯＸへ出るケーブルおよびスクリーンリード
線をシールドしたことを特徴とする高圧装置。1. High voltage generation circuit, high voltage stabilization circuit, high voltage dividing resistor,
A high-voltage device comprising a CR (capacitance, resistance)-BOX and a dynamic focus circuit, characterized in that a cable and a screen lead wire from a high-voltage dividing resistor to the CR-BOX are shielded.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP27677785A JPS62136970A (en) | 1985-12-11 | 1985-12-11 | High voltage equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP27677785A JPS62136970A (en) | 1985-12-11 | 1985-12-11 | High voltage equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62136970A true JPS62136970A (en) | 1987-06-19 |
| JPH0584977B2 JPH0584977B2 (en) | 1993-12-03 |
Family
ID=17574211
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP27677785A Granted JPS62136970A (en) | 1985-12-11 | 1985-12-11 | High voltage equipment |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62136970A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06233151A (en) * | 1992-12-17 | 1994-08-19 | Samsung Display Devices Co Ltd | Dynamic focus electron gun |
| US5466994A (en) * | 1992-02-17 | 1995-11-14 | Mitsubishi Denki Kabushiki Kaisha | Fly-back transformer |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56149178A (en) * | 1980-03-18 | 1981-11-18 | Matsushita Electric Ind Co Ltd | High-voltage stabilizer |
| JPS5893142A (en) * | 1981-11-25 | 1983-06-02 | Matsushita Electric Ind Co Ltd | High frequency heater |
-
1985
- 1985-12-11 JP JP27677785A patent/JPS62136970A/en active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56149178A (en) * | 1980-03-18 | 1981-11-18 | Matsushita Electric Ind Co Ltd | High-voltage stabilizer |
| JPS5893142A (en) * | 1981-11-25 | 1983-06-02 | Matsushita Electric Ind Co Ltd | High frequency heater |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5466994A (en) * | 1992-02-17 | 1995-11-14 | Mitsubishi Denki Kabushiki Kaisha | Fly-back transformer |
| JPH06233151A (en) * | 1992-12-17 | 1994-08-19 | Samsung Display Devices Co Ltd | Dynamic focus electron gun |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0584977B2 (en) | 1993-12-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1459922A (en) | Television line-output circuit | |
| US4645985A (en) | S-correction circuit for a video display | |
| US5010281A (en) | High voltage stabilization circuit for video display apparatus | |
| US4027200A (en) | High voltage generating circuit | |
| US3689797A (en) | Circuit arrangement in a picture display device utilizing a stabilized supply voltage circuit | |
| JPS62136970A (en) | High voltage equipment | |
| US4041355A (en) | High voltage generating circuit | |
| US5463290A (en) | Power supply stabilization circuit with separate AC/DC negative feedback paths | |
| US4689730A (en) | Flyback transformer circuit with a noise cancelling circuit | |
| JPS6348981A (en) | Video display | |
| US3914650A (en) | Television display apparatus provided with a circuit arrangement for generating a sawtooth current through a line deflection coil | |
| GB1473553A (en) | Twisting distortion correcting circuitry | |
| US5047698A (en) | High voltage shutdown circuit | |
| FI77762C (en) | RASTERBREDDEN STABILISERANDE AVLAENKNINGSKRETS FOER TELEVISION. | |
| US4179642A (en) | Raster correction circuit with low dissipation resistive damping | |
| US3733513A (en) | Circuits for centering pictures on television screens | |
| GB1525497A (en) | Horizontal deflection circuit arrangements for cathode ray tubes | |
| US4187451A (en) | Color picture display device with a circuit for generating a screen grid voltage | |
| JP2583858B2 (en) | Flyback transformer device | |
| US20050242755A1 (en) | Focus voltage control arrangement with ultor voltage tracking | |
| US3693043A (en) | Pulse regulator controlled from voltage multiplier | |
| JP2990747B2 (en) | Horizontal deflection centering circuit | |
| EP1294181A2 (en) | Deflection current modulation circuit | |
| US3450935A (en) | Protection circuit | |
| GB1104791A (en) | Improvements in or relating to time-bases |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |