JPS6175622U - - Google Patents
Info
- Publication number
- JPS6175622U JPS6175622U JP16052184U JP16052184U JPS6175622U JP S6175622 U JPS6175622 U JP S6175622U JP 16052184 U JP16052184 U JP 16052184U JP 16052184 U JP16052184 U JP 16052184U JP S6175622 U JPS6175622 U JP S6175622U
- Authority
- JP
- Japan
- Prior art keywords
- time constant
- transistor
- base resistor
- mutating
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000008054 signal transmission Effects 0.000 claims description 2
- 238000007599 discharging Methods 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Control Of Amplification And Gain Control (AREA)
- Amplifiers (AREA)
Description
第１図は本考案の一実施例を示す回路図、及び
第２図は従来のミユーテイング回路を示す回路図
である。
主な図番の説明、１６……ミユーテイング用ト
ランジスタ、１７……信号伝送路、１８……駆動
用トランジスタ、２０，２３……時定数回路、２
６……スイツチ。
FIG. 1 is a circuit diagram showing an embodiment of the present invention, and FIG. 2 is a circuit diagram showing a conventional muting circuit. Explanation of main figure numbers, 16...mutating transistor, 17...signal transmission line, 18...driving transistor, 20 , 23 ...time constant circuit, 2
6...Switch.
Claims (1)
ンジスタと、該ミユーテイング用トランジスタを
駆動する駆動用トランジスタと、該駆動用トラン
ジスタのベースに接続されるベース抵抗と、該ベ
ース抵抗の両端に接続され、それぞれ異なる充電
時定数を有する第１及び第２時定数回路と、該第
１及び第２時定数回路のうち、充電時定数が小さ
い時定数回路の放電を行う為の放電手段とから成
るミユーテイング回路。 A mutating transistor that grounds the signal transmission path, a driving transistor that drives the muting transistor, a base resistor that is connected to the base of the driving transistor, and a base resistor that is connected to both ends of the base resistor, each at a different charging time. A mutating circuit comprising first and second time constant circuits having constants, and discharging means for discharging a time constant circuit having a small charging time constant among the first and second time constant circuits.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16052184U JPS6175622U (en) | 1984-10-24 | 1984-10-24 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16052184U JPS6175622U (en) | 1984-10-24 | 1984-10-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6175622U true JPS6175622U (en) | 1986-05-21 |
Family
ID=30718445
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16052184U Pending JPS6175622U (en) | 1984-10-24 | 1984-10-24 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6175622U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05206740A (en) * | 1992-01-24 | 1993-08-13 | Matsushita Electric Ind Co Ltd | Muting device |
-
1984
- 1984-10-24 JP JP16052184U patent/JPS6175622U/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05206740A (en) * | 1992-01-24 | 1993-08-13 | Matsushita Electric Ind Co Ltd | Muting device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6175622U (en) | ||
| JPH02137111U (en) | ||
| JPH0193831U (en) | ||
| JPS6148411U (en) | ||
| JPS6183191U (en) | ||
| JPS59171410U (en) | Muting circuit | |
| JPH0172718U (en) | ||
| JPS6257470U (en) | ||
| JPS6273304U (en) | ||
| JPS62105614U (en) | ||
| JPS6159306U (en) | ||
| JPS61103939U (en) | ||
| JPH0328820U (en) | ||
| JPS62292U (en) | ||
| JPS63152317U (en) | ||
| JPH0286287U (en) | ||
| JPS59112307U (en) | Recording level adjustment circuit | |
| JPS6280204U (en) | ||
| JPS61140611U (en) | ||
| JPS6437928U (en) | ||
| JPH0373025U (en) | ||
| JPS6364108U (en) | ||
| JPS6162477U (en) | ||
| JPS61136308U (en) | ||
| JPH0358022U (en) |