JPS6164763U - - Google Patents

Info

Publication number
JPS6164763U
JPS6164763U JP15041484U JP15041484U JPS6164763U JP S6164763 U JPS6164763 U JP S6164763U JP 15041484 U JP15041484 U JP 15041484U JP 15041484 U JP15041484 U JP 15041484U JP S6164763 U JPS6164763 U JP S6164763U
Authority
JP
Japan
Prior art keywords
reception
frequency
detection circuit
reception level
receiving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15041484U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP15041484U priority Critical patent/JPS6164763U/ja
Publication of JPS6164763U publication Critical patent/JPS6164763U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Superheterodyne Receivers (AREA)
  • Noise Elimination (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例を説明するためのブ
ロツク図、第2図は第1図における選局制御フロ
ーチヤート、第3図は本考案における選局動作を
説明するための周波数スペクトル、第4図は従来
のチユーナを示すブロツク図である。 1…アンテナ、2…フロントエンド、3…中間
周波数増幅回路、4…選局回路、5A…選局回路
本体、5B…受信レベル検出回路、5C…選局調
整指令スイツチ。
FIG. 1 is a block diagram for explaining an embodiment of the present invention, FIG. 2 is a channel selection control flowchart in FIG. 1, and FIG. 3 is a frequency spectrum for explaining the channel selection operation in the present invention. FIG. 4 is a block diagram showing a conventional tuner. 1...Antenna, 2...Front end, 3...Intermediate frequency amplification circuit, 4...Tuning selection circuit, 5A...Tuning selection circuit main body, 5B...Reception level detection circuit, 5C...Tuning adjustment command switch.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] スーパーヘテロダイン方式で受信するチユーナ
において、受信状態の受信レベルを検出する受信
レベル検出回路と、受信周波数foとこの受信周
波数foから中間周波数fiの2倍の周波数分ず
らした受信周波数fに切換え制御し、両受信周
波数foおよびfにおける前記検出回路の検出
受信レベルのうち該受信レベルが大きい方の受信
周波数に切換え設定する選局回路本体とを備えた
ことを特徴とするチユーナの選局回路。
In a tuner that receives data using the superheterodyne system, there is a reception level detection circuit that detects the reception level in the reception state, and a reception frequency fo and switching control to a reception frequency f1 that is shifted by twice the intermediate frequency fi from the reception frequency fo. and a tuning circuit main body that switches and sets the receiving frequency to whichever reception level is higher among the reception levels detected by the detection circuit at both receiving frequencies fo and f1 . .
JP15041484U 1984-10-04 1984-10-04 Pending JPS6164763U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15041484U JPS6164763U (en) 1984-10-04 1984-10-04

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15041484U JPS6164763U (en) 1984-10-04 1984-10-04

Publications (1)

Publication Number Publication Date
JPS6164763U true JPS6164763U (en) 1986-05-02

Family

ID=30708559

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15041484U Pending JPS6164763U (en) 1984-10-04 1984-10-04

Country Status (1)

Country Link
JP (1) JPS6164763U (en)

Similar Documents

Publication Publication Date Title
JPS6164763U (en)
JPS6275637U (en)
JPS6133720Y2 (en)
JPS6448938U (en)
JPS63158033U (en)
JPS5840656Y2 (en) automatic tuning receiver
JPS6219831U (en)
JPS6185940U (en)
JPS61146036U (en)
JPS62169537U (en)
JPS61131147U (en)
JPH0419823U (en)
JPS615040U (en) audio receiver
JPS5890744U (en) FM receiver
JPH03121724U (en)
JPS5917624U (en) AGC circuit
JPH0327181U (en)
JPS5950130U (en) radio receiver
JPS60184328U (en) television receiver
JPS60184329U (en) television receiver
JPS6293826U (en)
JPS60181925U (en) television receiver
JPS6266437U (en)
JPS62201542U (en)
JPS58141647U (en) AM/FM stereo receiver