JPS616412B2 - - Google Patents

Info

Publication number
JPS616412B2
JPS616412B2 JP54045516A JP4551679A JPS616412B2 JP S616412 B2 JPS616412 B2 JP S616412B2 JP 54045516 A JP54045516 A JP 54045516A JP 4551679 A JP4551679 A JP 4551679A JP S616412 B2 JPS616412 B2 JP S616412B2
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54045516A
Other versions
JPS554691A (en
Inventor
Kenichi Miura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of JPS554691A publication Critical patent/JPS554691A/ja
Publication of JPS616412B2 publication Critical patent/JPS616412B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/02—Comparing digital values
    • G06F7/026—Magnitude comparison, i.e. determining the relative order of operands based on their numerical value, e.g. window comparator
JP4551679A 1978-04-17 1979-04-16 Tree-type coupled logic circuit Granted JPS554691A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/897,132 US4163211A (en) 1978-04-17 1978-04-17 Tree-type combinatorial logic circuit

Publications (2)

Publication Number Publication Date
JPS554691A JPS554691A (en) 1980-01-14
JPS616412B2 true JPS616412B2 (ja) 1986-02-26

Family

ID=25407384

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4551679A Granted JPS554691A (en) 1978-04-17 1979-04-16 Tree-type coupled logic circuit

Country Status (2)

Country Link
US (1) US4163211A (ja)
JP (1) JPS554691A (ja)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3036065A1 (de) * 1980-09-25 1982-05-06 Deutsche Itt Industries Gmbh, 7800 Freiburg Binaere mos-parallel-komparatoren
EP0052157A1 (de) * 1980-11-15 1982-05-26 Deutsche ITT Industries GmbH Binärer MOS-Carry-Look-Ahead-Paralleladdierer
US4608693A (en) * 1984-05-07 1986-08-26 At&T Bell Laboratories Fault detection arrangement for a digital conferencing system
US4719590A (en) * 1984-08-14 1988-01-12 Aman James A Apparatus and method for performing addition and subtraction
JPS623326A (ja) * 1985-06-28 1987-01-09 Nec Corp 比較回路
GB2210535B (en) * 1987-10-01 1991-12-04 Optical Tech Ltd Digital signal mixing apparatus
US5047974A (en) * 1987-11-24 1991-09-10 Harris Corporation Cell based adder with tree structured carry, inverting logic and balanced loading
US5043934A (en) * 1990-02-13 1991-08-27 Hewlett-Packard Company Lookahead adder with universal logic gates
US5095458A (en) * 1990-04-02 1992-03-10 Advanced Micro Devices, Inc. Radix 4 carry lookahead tree and redundant cell therefor
US5400007A (en) * 1992-04-30 1995-03-21 Sgs-Thomson Microelectronics, Inc. Multiple level parallel magnitude comparator
US5539332A (en) * 1994-10-31 1996-07-23 International Business Machines Corporation Adder circuits and magnitude comparator
US5471189A (en) * 1994-12-14 1995-11-28 International Business Machines Corp. Comparator circuitry and method of operation
US5659697A (en) * 1994-12-14 1997-08-19 International Business Machines Corporation Translation lookaside buffer for faster processing in response to availability of a first virtual address portion before a second virtual address portion
US5874833A (en) * 1997-02-03 1999-02-23 International Business Machines Corporation True/complement output bus for reduced simulataneous switching noise
US5944777A (en) * 1997-05-05 1999-08-31 Intel Corporation Method and apparatus for generating carries in an adder circuit
US6961846B1 (en) * 1997-09-12 2005-11-01 Infineon Technologies North America Corp. Data processing unit, microprocessor, and method for performing an instruction
US6216147B1 (en) * 1997-12-11 2001-04-10 Intrinsity, Inc. Method and apparatus for an N-nary magnitude comparator
US6292818B1 (en) * 1999-01-12 2001-09-18 Hewlett-Packard Company Method and apparatus for performing a sum-and-compare operation
JP3608970B2 (ja) * 1999-03-16 2005-01-12 富士通株式会社 論理回路
US7016932B2 (en) * 2000-10-26 2006-03-21 Idaho State University Adders and adder bit blocks having an internal propagation characteristic independent of a carry input to the bit block and methods for using the same
DE10317651A1 (de) * 2003-04-17 2004-11-04 Robert Bosch Gmbh Verfahren und Vorrichtung zum Vergleichen von binären Datenworten
US7103832B2 (en) * 2003-12-04 2006-09-05 International Business Machines Corporation Scalable cyclic redundancy check circuit
US20080021943A1 (en) * 2006-07-20 2008-01-24 Advanced Micro Devices, Inc. Equality comparator using propagates and generates
US8824672B1 (en) * 2007-04-12 2014-09-02 Iowa State University Research Foundation Reconfigurable block encryption logic
CN102566962B (zh) * 2010-12-23 2015-02-18 同济大学 用于判断序列数中是否存在多于1个1的电路装置
DE102014001647A1 (de) * 2014-02-06 2015-08-06 Infineon Technologies Ag Operation basierend auf zwei Operanden
KR20160018229A (ko) * 2014-08-08 2016-02-17 에스케이하이닉스 주식회사 반도체 장치
CN104516820B (zh) * 2015-01-16 2017-10-27 浪潮(北京)电子信息产业有限公司 一种独热码检测方法和独热码检测器

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1512606A1 (de) * 1967-05-24 1969-06-12 Telefunken Patent Verknuepfungsbaustein
US3619583A (en) * 1968-10-11 1971-11-09 Bell Telephone Labor Inc Multiple function programmable arrays
DE2007353C3 (de) * 1970-02-18 1973-11-29 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Vierteiliges Addierwerk
US3938087A (en) * 1974-05-31 1976-02-10 Honeywell Information Systems, Inc. High speed binary comparator
US4084253A (en) * 1977-01-03 1978-04-11 Honeywell Information Systems Inc. Current mode arithmetic logic circuit with parity prediction and checking

Also Published As

Publication number Publication date
JPS554691A (en) 1980-01-14
US4163211A (en) 1979-07-31

Similar Documents

Publication Publication Date Title
JPS616412B2 (ja)
DE2954429A1 (ja)
DE2954445A1 (ja)
DE2921239C2 (ja)
AU3898778A (ja)
AU3803078A (ja)
AU3892778A (ja)
AU73950S (ja)
BG26006A1 (ja)
BG26009A1 (ja)
BG25971A1 (ja)
BG25972A1 (ja)
BG25957A1 (ja)
BG25842A1 (ja)
BG25836A1 (ja)
BG25954A1 (ja)
BG25835A1 (ja)
BG25952A1 (ja)
BG25818A1 (ja)
BG25816A1 (ja)
BG25940A1 (ja)
BG25973A1 (ja)
BG25974A1 (ja)
BG25922A1 (ja)
BG25871A1 (ja)